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In the next millennium. robots and robotic tools are likely to permeate almost every 
aspect of our e\'eryday lives. Even DO\\·. many children·s toys can be classified as robotic, if 
only in the most primiti\·e sense. In industry. robots perform a Yariety of functions that free 
hunw.ns from the tedium of repe1itive tasb. Such robots. hov,:ever. are limited in their 
capacity to inter;ict with their surroundings. They have limited frames of reference, tightly 
controlled operating environment�. and yery specialized functional abilities. Much like 
computers from 30 to 40 years ago. these robots can perform only a few tasks. Although this 
limited scope allows for highly efficient design�. versatility is nonexistent. 
The robots of tomorrow will need to have the ability to adapt. Personal computers have 
e\'olved from the simplistic adding machines of the 1950s to today's high-powered 
workstations. With these ne\\. computers. one can listen to a symphony on compact disk. 
search the Internet for needed data. and dnelop new products using one of hundreds of 
design software packages arnilable. If we can assume that the evolution of robotics will 
follow a path similar to that of computer science. future robots will become generalized 
multipurpose tools capable of adapting to new and different tasks. For this adaptability 
metamorphosis in robotic technology to occur, robots will have to become much more aware 
of their surroundings. In addition. robot mobility will play an essential role in increasing the 
wrsat1lity of these valuable tools. 
This project investigated the problem of developing an efficient. robust, real-time 
navigation system based on computer-\·ision principles using low-cost electronic 
components. The algorithm developed in the first part of this project was tested on the 
hardware developed in the second. This successful test demonstrated that such a guidance 
system can indeed be implemented in both an effective and an inexpensive manner. 
1.2 System Configuration 
The autonavigation project was designed to control the system depicted in Figure LI. 
All of the design work involveU in this project went into the creation of the autonavigation 
controller sh0\\'11 in Figure l. l. The purpose of this controller is to take in the streaming 
images coming: from a Yideo camera. intelligently process this data, and send navigational 
,\>lh'll,,,,;.·,11e•11 
C:mii,•lb 
Figure 1 I: System Configuration 
' 
comrol signals to the LabMate robot. The autonaYigation controller includes an Intel 
386EX-based single-board computer and an image capture card (ICC). The ICC, designed 
specifically for this project, acquires image data from the camera and stores it in specialized 
onboard Yideo memory. The 386EX computer accesses this image data and processes it to 
determine the path that the Lab!\fate should follow. Control signals are transferred to the 
LabMate via a simple RS-132 �erial connection. 
1.3 Design Phases 
This project consisted of mo separnte design phases. The first stage centered on 
de\'eloping a rohust yet efficient image-processing algorithm for detecting obstacles and 
unde:-.irabk landscape feature�. ;\fany approaches were examined and rejected before a 
suitable auronm·igation solution was found. 
Once a theoretically acceptable image-processing and \'ision algorithm had been settled 
upon. a test platform had to be deYeioped. Many implementation options exist with today"s 
readily aYai]able and inexpensiw technologie:-.. It was ultimately decided that a very basic. 
very slow, software approach \Vas sufficient to examine the abilities and robustness of the 
autonaYigation algorithm. 
1.4 Scope 
This paper discusses the successful deyelopment and implementation of a 
computer�Yision-based na\'ig..11ion system for an autonomous roving robot. Chapter 'l 
provides an introduction to topics in computer Yision. This chapter includes a discussion of 
various applications invol\'ing computer or machine \'ision and introduces terminology 
critical to the understanding of this paper. The chapter .concludes with a brief survey of 
typical approaches that ha\·e Deen tuken in pre\·lous research on the subject of autonomous 
robot guidance systems. 
Chapter 3 includes a discu,-sion of the evolution of the image-processing algorithm 
developed as part of this project. The first topic in this chapter discusses the original image­
processing algorithm developed as part of the autonavigation project. This algorithm 
employed image segmentation technlques in :m attempt to isolate landscape features and 
obstacles and was eventually rejected as being computationally too complex for the simple 
embedded platform under consideration. The next two sections provide a detailed 
explanation of the deYelopment and refinement of the edge-detection-based algorithm that 
ultimately became the final product of this research. The chapter concludes with a summary 
of the algorithm. 
The implementmion and te�ting of the algorithm i� outlined in Chapter 4. This discussion 
begins by describing the Lab�·bte robot platform utilized as the test subject in this 
experiment. !\ext is a description of the embedded computer platform used for overall 
system comrol. The fmal section outlines the design of the programmable image capture 
card developed specifically for this project. The discussion include,- a description of the 
components used and how they interact. 
Chapter 5 pro\'ides and discusses the re:-:ults obtained from the implementation of the 
autonavigation algorithm. 
Considerable effort was expended in dewloping a hardware implementation of the 
algorithm deYeloped in Chapter 3. This implementation is cunently untested and has been 
left for examination by future researchers, Chapter 6 CO\'ers the details of this work. 
Thi� the:si:-. concludes in Chapter 7 b) re\·iewing the development and implementation of 
thi.s autonomou:- robot guidance \\'\!em. 
The software developed to implement the algorithm is included as an appendix. Also
inc;luded are the schematics of the image capt_ure card and the VHDL code required to 
complete the necessary hardware interfaces. 
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CHAPTER2 
COMPUTER-VISION TOOLS AND TECHNIQUES 
This chapter includes a discussion of computer-vision applications and a number of 
topic5 related to image representation and proce�sing, A basic motivation for developing 
machine vision applications is presented first. Then. techniques and terminology associated 
\\'ith image representation and processing are presented. Sen:ral fundamental image­
processing procedures. which :iidcd in the de\'elopment of this project. are introduced. 
Finally. a survey of typical approaches used in \·ision-based navigation systems is given. 
2.1 "'by Computers Need to See 
Advances in computer-Yision technology \\ ilJ one day enhance all our lives in many 
ways. There are already many mdustrial -applications in which compULer-vision applications 
increa:-.e product reliability and yield. For example. semiconductor manufacturers use 
computer-vision \'erification :--ystem.<, !Q weed out imperfections in silicon wafers. Soon, 
computer systems that can interpret visual information will become more preYalent in mnny 
areas of everyday life. Some applications could include obstacle-avoidance systems to make 
our automobiles safer. Yisual identification systems for security or inventory control. or 
"intelligenC devices that can interpret emotional states from facial expressions and then 
respond appropriately. Whether for our cars or our workplaces. the possible applications are 
dl\•erse and exciting. 
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2.2 Basic Image-Processing Tools and Terminology 
Before entering a lengthy d1s,cus"ion of the image-processing and navigation algorithms 
developed as part of thi:,, project. it may be helpful to the reader to review a number of topics 
related to the image representation and processing, 
2.2.J Image representation 
Streaming image represema11ons can be categorized in one of two ways: film or video. 
When a scene is captured on f
i
lm. every molecule on the piece of film reacts to the reflected 
light of the scene. This phenomenon effec1in�I) places film re:-io!ution Jt the molecular level. 
Such high re5olu1ion explains \\·l1y tiny photographic negatiYes can be processed into large. 
\"ery clear pho1ographs. 
Video represents scene images in an entirely different way. When a video camera 
captures a scene. it record� onh a fixed number of column5 and rows. Typically, these 
numbers are 6-1.0 columns h� 480 rO\\·s. Such an image would be represented by 307.200 
picture elemems. or pixels. While this ma) .-.eem like a large number. compare it with the 
billions of molecules in a single square inch of film. To make the picture larger. the pixels 
(each of one color) increase in size, the o\'erall number of pixels (resolution) remains the 
same. but the perception of details decreases. The picture becomes a mosaic of many 
individually discernable tiles. The comparntively low resolution of video explains why 50-
inch television screens tend lo look grainy. while 50:f'oot theater screens maintain lifelike 
clarity. 
In addition 10 quantizing. the image resolmion, video also quantizes the color. With film. 
the exact frequency of each light ray is c.1ptured. With video. each pixel can take on u 
7 
Ol)f!r!e value for coloi: TJpically, rideo uses ;4 bils for color representation. This data size
allow:, for approximately 16.7 mil!ion distinct colors. v.,.'hile 16.7 million is an impressive 
number and is more than adequate to convincingly represent color for the human eye. film 
records color directly from the continuous electromagnetic spectrum, allowing for an infinity 
of color variation. 
Film still offers the best in image representation. It is for this reason that people still pay 
S7 to see our favorite movie stars on the silver screen. Computers. however, are not so 
discriminating:. Whenever a computer interacts with the natural analog world. the computer 
must quantize and digitize all of its inputs. The fact that Yideo is already quantized makes it 
the natural choice for image representation in computer vision. The algorithms developed in 
this project were tested on 256 by 128 pixel images with a 256-shade gray-scale color depth. 
To the computer. this mean:-. that each pixel is represented by one byte. and each image is 
represented by 32.768 pixeh. Each pixel can have a value from O (black) to 255 (white). 
2.2.2 Discrete convolution 
Discrete con\'olution is arguably the most useful image-processing tool in existence. It 
makes the implementation of a wide variety of image filters rr'i,·ially easy. The properties of 
the convolution are determined solely by the size and composition of the convolwion mask. 
This mask is a square or rectangular matrix of m rows and 11 columns. Each element of this 
matrix is called a 11·eight. To perform the convolution. the mask is superimposed on the 
image. Each element of the mask is multiplied with the value of the underlying pixeL These­
products are then summed. thus producing the result of the convolution for a single pixel. 
Next. the mask is shifted so thal it� center is over the next pixel. and the computation is 
repeated. The process continues until the convolution mask has covered the entire image. 
By co1wolving an image. each pixel i:-. affected by its neighbors based on the convolution 
mask. 









The first step in the con\'olution is illustrated in Figure 2.1. The mask is positioned abo\'e 
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Figure 2.2 illustrates the next step in completing the convolution. The calculation is 
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The remainder of the con\'olution i� comple1ed by continuing to shift the mask until every 
pixel in the im::ige has been convolved. Figure :!.3 shows the results of the convolution. 
6 ;,; ) {) 792 -10 )8 36 -7
I 613 795 20 I 16 IX I 9 
() 209 80<'.'I 613 -6 5 JO 
' ' 606 815 194 -4 31 -
Figure 2.3": Discrete Convolution-Final Product 
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2.2.3 Edge detection 
When attempting to identify objects. humans rely on J \·ariety of information. Shape. 
coloration. and texture all play a part. For example. if coloration and texture were ignored. it 
might be very easy to confuse a baseball for a grapefruit or an orange, Fortunately for our 
teeth and taste buds. we use more than just shape when selecting our next meal. Edges and 
the shapes they define are. hm\·ever. very u::.eful in making preliminary judgments as to the 
identity of unknown objects. There are many well-known edge-detection algorithms. The 
Sobel and Canny edge detectors are two such algorithms that were extensively used in the 
deye]opment of this project. 
The Sobel edge detector 1s one of the simplest [l]. It merely performs discrete. 
conYo)utions using the masb sh0\\'11 in Figure 2A. The resultant data from these 
conrnlutions form the x and y coordinate<-, of di:screte approximation:-. of the gradient vector 
field of the image-intensity surface. In other words. the length of each vector formed by 
-1 . ' • 1
--·-· 
. ' I) 2 0 0 0 
-1 0 1 1 2 1 
Figure 2.-l-: Sobel Edge Detection Operators 
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corresponding points in the .-randy conrnlution data indicates the rate at which the brightness 
of the image i:- changing. By definition. edges occur at brightness transitions. Edge points 
are thus identified by their large gradient vectors. 
The Canny Edge Detector takes Sobel a number of steps further in sophistication [2J. 
Although Sobel uses tv.-"o fi-xed three-by-three convolution masks to approximate the 
gradient. Canny can use arbitrarily large masks generated by the following functions. 
·< 
y --,-"-, G. =--- , e
e r 
The:-.e function:-. are derired from the first dernatiYe:- of a two-dimensional Gaussian. The 
\'ariable o-is a parameter used to \·ary the lcwl of blurring: imposed on the image. A large a
soften.-. the image so that only Yery prominent edges can be found. Smaller a allow finer 
structures in the image to be noticed. 
The use of a more complex masking scheme is only one improvement Canny has OYer 
Sobel. Once the gradient vectors of the image have been approximated by the Gaussian 
convolutions. there is yet more computation to be done. For each pixel. the magnitude of the 
gradient wctor ls then maximized along the din:ction of the gradient wctor. ln other words, 
each pixel's gradient is compared to the pixers neighbo(s gradient\ to see if the pixel has 
the largest local gradient. The,c,e comparisons result in a complex process involving linear 
interpolation between the neighboring pixels of every pixel in an image. The result. 
however. is a very clean estimate of the locations of edges in an image. The Sobel edge 
detector. although much faster. will often produce noi!-,y results. finding many pixels that do 
not correspond to real edges. 
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Figure 2.5 illustrates the results produced b) the abow edge-detectors on a sample image. 
The sample image is g]\·en rn Figure 2.5(aJ. Figure 2.5(b) shows hov,.: the Sobel edge 
detector reacts badly to salt-and-pepper noise. Almost no useful information about the edges 
of the shapes in the image can be gleaned from this result. If a median filter is first used to 
remove some of the noise in the image. Sobel performs adequately but still does not find a 
minimal set of points corresponding to edge pixels. Finally. in Figure 2.5(d). the Canny 
edges appear clean and sharp. The salt-and-pepper noise has almost no effect on the 
resulting edge:;. !\otice hO\\- the edges in Figure 2.S(d) appear thin (single pixel widths). The 
Sobel edge detector identifie:,, man) pixels that are near edge points, producing thick lines in 
the results. 
2.3 Typical Approaches for Vision-Based Navigation 
:tv1any techniques ha\'c been developed for evaluating landscape features to aid in 
autonomou:> robot naYigation. These techniques can be divided into three basic categories: 
shape-ba�ed recognition of obs1ac]es. stereo \'ision. and range detection. A brief discussion 
of each category follows. 
2.3.1 Shape�based recognition of obstacles 
Shape-based recognition. while possibly one of the most computationally complex 
operations associated with machine vision. holds the broadest range of possible applications. 
One day. personal computers \\'ill learn to \'isually recognize users. No longer will 
remembering awkward and sometimes lengthy passwords be necessary. Sit down in front of 





• • • 







I .. .. . " 
(d) 
Figure 2.5: Images of Edge Detection: (a) original image of random shapes with sa]t-and­
pepper noise. (b) Sobel edges, {c) Sobel edges with median filter. (d) Canny edges 
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access. A prototype of such a device was built in the Advanced Digital Systems Labora1ory 
at the l'niYersity of ll\inois seYeral years ago [3]. At no point in the foreseeable future, 
however. will a PC be driven to murder because it disco\'ered. by reading its owner's lips, 
that it was going 10 be deactiYated [4]. We are still many years away from building a 
machine with such humanlike capabilities land motives). It is still a great challenge for 
today's computers to recognize simple objects such as cubes and rods. 
Typical shape-based recognition algorithms often employ an edge detector such as Sobel 
or Canny to locate the boundarie� of object-. in an image. Once the edges are identified. they 
can be represented by segmems of line:, or cun·es by one of many numerical interpolation 
techniques. Once the edges haw been quantllati\'e]y defined in t�rms of mathematical 
equations, the edges are grouped by connecti,'ity. In other words. all of the edges of a single 
object are grouped together. A group of edges corresponding to some unknown object is. 
then compared \edge length and orientation) with a library of known objects until an 
approximate match is found. The library search process can be very time consuming. In 
addition. if the unknown object in question ha� not been modeled in the object library, there 
i� no way for the algorithm to identify the objec1 [5]. 
For real-time navigation applications. shape-based recognition of obstacles is virtually 
useless. The computational complexity in\'oh·ed in the object library search makes such 
algorithms unacceptably slow. In addition. for such algorithms to work reliably. the 
operating environment of the system must be strictly controlled. The object library must be 
inclusive of all possible obstacles present in the environment. In the future, when the ability 
of processorS, increases another se\'eral orders of magnitude. it may be possible for such 
recognition algorithms to be effectiw in guidance systems in controlled environments. 
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2.3.2 Stereo vision 
Stereo vision has been widely researched a:, a means to proYide accurate environment 
data for robot navigation. The principle is very simple. It works upon the same premise as 
human vision systems-binocular sensors. Bv usin2 two cameras. the distance of everv - - , 
point in the environment can be determined by triangulation. Figure 2.6 illustrates the 
camera configuration for a typical stereo vision system. In this system, the two cameras are 




Camera <E. -------------- > C,uncn 
Figure 2.6: Stereo Vision Camera Configuration 
Each camera captures a two�dimensional representation (an image) of the environment. 
See Figure 2.7 for typical stereo images of an arbitrary scene. One can clearly see that points 
A and B correspond to the same physical point in space-the upper lef1 front corner of the 
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A B 
Left ]mag-,._, Right Im,1ge 
Figure 2. 7: Stereo Images of a Single Scene 
monolith depicted in the imuge.�. One of the greatest challenges in stereo vision is to 
correctly match pixels in both images that correspond to t_he same point in space. This task is 
made eYen more difficult becat1\e not every pixel in one image will have a corresponding 
mate in the other. This situa1ion depends greatly on the positioning of the cameras and the 
three-dimensional structure of the object<;, in the images. For example, the lower lefl rear 
corner of the monolith can be seen in the left imuge but is occluded by the forward surface of 
the monolith in the right image. The problem of matching pixels in the left and right images 
is known as correlation. Pixel correlation is the most difficult task involved in stereo vision 
systems. Once the correlation is done for all the pixels in both images, the hard work is 
completed. By comparing the locations of the pixels in both images and by knowing the 
orientations and posi1ions of the two cameras. the exact position of the corresponding point 
in space can be determined. Csing two cameras effectively produces a vision system with 
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depth perception. A three-dimensional model of Lhe e1wironment can be generated in this 
way. E1wironmental data about ob�tacles can easily be gleaned from such a three­
dimensiona] model for na\'igational purpose� [6]. 
Eventually. stereo vision will probably become the dominant tool for obtaining useful 
\'isual data about a robot's operating en,·ironment. Current processor speeds, however, make 
real-time stereo ,·ision pixel correlation Yirtually impossible. In perhaps two or three more 
generations of processors. this performance bottleneck will disappear. 
2.3.3 Range detection 
A more direct method for producing a three-dimensional model of the workspace of a 
r0hot 1s to use a sensor that can re�olYe the di�tance of every point in its field of viev,:. Range 
detection differs from the abo,·e techniques in that it does. noternluate image data and extract 
shape information to determine the condition of the enYironment. 
There are t\\O basic types of laser range detectors The first use� a laser coupled with u 
camera. The laser and camera ure separated by a known dist:mce d. The vision system 
searches the images from the camera for the reflection of the laser. By knowing the positions 
and orientations of the laser and camera. the distance to the laser reflection point can be 
determined. 
The second type of range detector uses a laser (or some other coherent beam) and a 
phase-shift sensor to detect the refiection of the beam. The size of the phase shift is direct!\' 
proportional to the distance of the point of reflection. As long as the vector of the laser or 
beam is known. ii is very easy to construct a three�dimensional model in this way [7]. 
It should be pointed out that neither of the abo\"e techniques works with mirrored 
surfaces. If the laser strikes a mirror. it ,vill deflect as a cohe.rent beam and miss the camera 
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or sensor altogether. The surface must haw u matte finish so the laser \\"ill reflect as a 
dispersed field. 
As an alternative to laser range de!ecrnr.�. sound waves can be used [8]. The advantage 
with sonar is that mirrored surfaces will not cause the sound wave to bounce away from the 
detector. The resolution, howe, er. provided by sonar-based range finders is far less than that 





This chapter discusses the de\'e]opmenL of the image-processing algorithm used to
control the LabMate rohot. The first section describes the segmentation-based algorithm that 
was discarded in favor of the edge-based approach described in Section 3.2. After extensive 
testing, numerous 'enhancements and optimizations were made to the edge-based ·algorithm 
so that it could be more easily implememed in an embedded/programmable logic 
em·ironment. The\e refinements are detailed in Section 3.3. The last section of this chapter 
prcn·!des a summary of the final algorithm. 
3.1 Segment-Based Obstacle Avoidance 
Two methods of image proce:-sing were attempted during the development of this project. 
The first method stemmed from 1he natural assump1ion that s_egmenting images would allo\\' 
for ea!-y identification of obstaclb. It wa,'-t thought that. for example. segmenting the sidewalk 
from the surrounding grass would be a straightforward process. This assumption eventually 
turned out to be false. 
3.1.I Recurshe segmentation 
The image segmentation algorithm invoh·ed grouping connected pixels \Vith reasonably 
similar intensity levels. The first implememation of this algorithm used a recursive 
architecture. The program would begin by considering the neighbors of a single pixel in the 
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image. lf a neighboring pixer.� intensity wa:-. within a small percentage of that of the current 
pixel. the neighbor would be added to the currenl segment. The neighboring pixel would 
then become the curre.nt pixel. and the process would repeat until all the connected pixels 
with similar intensity had been examined. The program would then search for the next 
ungrouped pixel and continue the process until all pixels had been associated with a group. 
3.1.2 lterathe segmentation 
It was decided that recur:-.iw functions were undesirable in embedded applications 
because of the large amount of memory resource� they require. In the interest of efficiency. 
an iterati\·e implementation of the above segmentation algorithm \\'3S de\'eloped. In thi� 
implementation. tlk program e.\amined pixel.... from left to right and top to bottom. Each 
pixel would be compared with its left and upper neighbors to determine \\'hethef it belonged 
in one of those preexisting groups. If that was not the case. then the pixel became the first 
member of a new group, This implementation produced identical results to the recursive 
algorithm. but did so in a more efficient way. 
Figure 3.1 proYides a sample image that \\'as processed by the above segmentation 
algorithms. The original image is shown in Figure 2.5(al. 
3.1.3 Landscape evaluation from segments 
Determining the landscape conditions surrounding the robot using image segmentation 
requires that several assumptions be made. The first assumption concerns the orientation and 
field of vision of the cameru. For this project. it was assumed the camera would be mounted 
above the robot angled downward so that the field of vision would encompass the area 
immediately in front of the robot. The second assumption deals with the nature of the 
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segments found in the image. l'nder normal circumstance:-,. the largest segment in the image 
should be the surface on which the robot i:-, trawling. Any other segments in the image are 
possible obstacles and should be avoided. 
Figure 3.1: Example Segmented Image 
After the .segmentation algorithm proce:s:--es an Image. the locations and sizes of any 
obstacles are known. I! nm, becomes a simple problem to plot a course around these 
obstacles. This method. ho\,·ewr. is only as good as the segmentation algorithm upon which 
it is based. It was determined that the reliability and accuracy of the above algorithms was 
unacceptable. Jn addition, the segmentation approach did not lend itself to implementation in 
hardware because of the necessary cross-checking between rows and the highly variable 
number of segments. An algorithm that could be easily implemented in programmable logic 
was one of the primary goals of this project. Gi\'en these issues, the segmentation approach 
was abandoned for a more robm,t and easily impleme11ted method. 
11 /2dge-11ased Obstacle Avoidance 
HaYing determined that the image segmenta1ion approach ,,..·as bearing no fruit. the 
research paradigm shifted to edge detection. At first. it was hoped that the edges of the 
sidewalk could be easily identified. While finding all edges in an image involves the mere 
application of a well-tested edge detector. finding spec(fic edges is nontrivial. This section 
proYides a systematic description of the evolution of the autonavigation image-processing 
algorithm. 
3.2.1 Generating the raw data with Canny 
When it was decided to im·estigate the possible use of edge detection in gleaning 
naYigational dJta from landscape images. the choice of algorithms was arbitrary. As 
mentioned aboYe. findin2 ed£e;; is eas\'. Arw one of countless edge detection algorithms - � . . � � 
could be used. A preYiously de\·eloped implementation of the Canny edge detector allowed 
thi:. algorithm to become a convement starting point [2]. A number of test images of actual 
outside landscape situations that the Labll-fate could encounter were acquired. These images 
are Included in 1heir entirety in Chapter 5. Each image was captured V.'ith a size of 256 pixels 
wide by 128 pixels tall. The color depth \\·as specified as 256 grayscale. Figure 3.2 shows 
one of these images. This image will be used throughout this section to illustrate the various 
steps involved in the development of the auronavigation algorithm. 
Figure 3.3 shows the edges found by the Canny edge detector. A scaling factor of a-= 1 
and a threshold of J 59i: were used. Notice how the sidewalk appears very flat with almost no 




erence between the two surface types pro\'ides the basis for the construction of the 
remainder of the algorithm. 
-�- ·" -�- . -
,. - · ·· ..-�· .
Figure 3.1: Typical Landscape Image 
Figure 3.3: Canny Edges 
3.2.2 Landscape evaluation from edges 
·'
From the data given in Figure 3.3. it is e\·ident that there are drastic differences between 
the sidewalk and grassy areas. The problem now becomes ho\\' lO differentiate the two areas 
automatically. Because we are trying to recognize large features in the images rather than 
specific details. the resolution with which v.:e locate obstacles does not have to be extremely 
high. To reduce the arnount of data that must be analyzed. the above image is divided into a 
grid of 8 rows by 16 columns. The elements of this grid are the navigation elements, 
Borrowing from the etymology of pixel from picrure element. 1w1·igario11 element will be 
shortened to naW?!. Based on the 128 by 256 measurement of the image. each navel is a 16 
by 16 pixel square. See Figure 3.4 for an illustration. 
Figure 3.4: Canny Edges \yith �avigation Grid Shown 
Now that the image has been subdivided. each navel may be considered independently of 
the others. For each nawL the number of pixels identified as edge points (the black pixels in 
Figure 3.4) is detenrnned. \Ve refer to this number as the edge coum. lf the edge count for a 
given navel is abo\'e 151K of the Lota! number of pixels in the navel t64 out of 256 pixels in 
our case). it is marked as an obstructi\'e nayeJ. or ohsel. The threshold of 25% was chosen 
experimentally by exarnmmg a number of unages. This threshold ensures that navels 
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containing seams in the sidewalk (as in the lower right corner of Figure 3.4) or moderate 
noise in the image do not become .mislabeled as obseis. 
Figure 3.5 shows the same image as before but with the edge counts overlaid for each 
na\'el. By applying the threshold mentioned abow. any navel whose edge count is at least 64 
should be labeled as an obsel. 
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Figure 3.5: Nasal Edge Point Totals 
Figure 3.6 shows the naveb identified as obseb for the given test image. Notice that 
there are eight llU\'els OYer grassy terrain in the upper left of the image that the algorithm 
failed to mark as obsels. The clarity of these points on the terrain was diminished because of 
their increased distance from the camera. As we are more concerned about navels close to 
the camera. and hence to the LabMate, these omissions do not cause a significant problem. 
In the lower right portion of Figure 3.6, notice the seam running between two sections of 
the sidewalk. The algorithm accurately ignored these navels by not marking them as obstacle 
elements. There are also a number of horizontal single and double lines in the sidewalk area. 
These were introduced by transient noise in the image capturing process. The algorithm 
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successfully rejected this noise by not marking the corresponding na\'igation elements as 
obsels. Finally. along the boundary between sidewalk and grass there are several navels that 
include both types of terrain. With the J59'r threshold, navels containing approximately half 
or more grass are labeled as obsels. 
,, 
Figure 3.6: Obsels 
Once the obsels haw been identified. the hard \>.,'ork is virtually done. For plotting a 
navigational course. we need only to look at the obsels in each column that are closest to the 
LabMate: that is. the obsels closest to the bottom of the image. Figure 3.7 graphically 
illustrates the 1w1·igation prrdilc (:'\P}. of the test image. In the figure, the shaded area 
represents the sidewalk and the extent of the safe navigation zone. Textually, the NP can be 
represented by a single number whose digits correspond to the nearest obsel distances in each 
column. For our example, the NP is 0000 0124 5688 8877. The spaces were added for 
clarity. We have now reduced an image containing 32 768 pixels to a single 16-digit 
number. All !he data we need to produce accurate naYigation data is present in the 
navigation profile. 
J.2.J Naiigalional ernluation of the landscape
It is reasonably clear from a navigation profile like the one in Figure 3.7 that the LabMate 
should turn to the right to avoid the grass. Our final task consists of developing a way to 
transform NPs into basic directional commands like "Jefc·· ··right." and "stop." The method 
chosen defines a zone of interest and three sets of parameters to calculate three control 
weights (left, right, and stop) that determine what course the LabMate should take. 
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Figure 3,7: Na\'igarion Profile of Nearest Obsels 
V./e first specify a zone of interest in the image. For na\'igation purposes, obsels in the 
upper left or right corners haYe little bearing on what course the LabMate should take 
because they are not immediately in front of the robot. We are mainly concerned about 
obsels that are directly ahead of and close to the robot. Vv'e can define this zone of interest 
with a particular navigation profile that we will refer to as the perimeter profile (PP). 
Experimentation suggested a PP of 1123 4567 7654 321 J. This PP emphasizes the criticality 
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of obsels in the lower center of the image \\ h1le ignoring obsels in the upper left and right 
corners. 
Next. we shall define three sets of parameters for calcu!ating the three navigation 
weights. We shall refer to these �ets as right (R J. left (Ll. and slop (5). The sets are defined 
as follows; 
R = {10.9.8. 7.6.5.4.3.2.J.0.0.0.0.0.0} 
L = {o.o.o.0.0.0.1.2.3.4.5.6.7 .8.9.1 o} 
S = {O.O.l.2.3..l.5.6.6.5.4.3.2.1.0.0} 
When calcula1ing the direction weights. subtract the digits of the :\'P from the digits of 
the PP. replacing negati\'e results \\'ith zero. Tlm calculation giws the amount each nearest 
obsel intrudes into the zone of interest. !\ext. multiply each difference by the corresponding 
element from one of the parameter sets. R. L. or S. and sum the products. 
To illustrate. \W will step through the calculation of the right V.-'eighL Once the 
n:wigatlon ·profile has been dett.::rmined. subtract ·each digit of the NP from each digit of the 
perimeter profile. repladng negati\·e differences with zero. \Ve will denote this operation of 
digit wise sub1rac1ion by the symbol 0. Thus. PP O NP= ! 123 4443 2000 0000. as defined by 
the following calculation.,;: 
I I 2 3 4 5 6 7 7 6 5 4 3 2 I I 
-0 -0 -0 -0 -0 -] -2 -4 -5 -6 -8 -8 -8 -8 -7 -7
1 3 4 4 4 3 1 0 0 0 0 0 0 0-
Next. multiply each of the aboYe subtractions by the corresponding element of R. We
will denote this operation of digitwise multiplication by the symbol • Thus
R • (N.il' 0 PP I = 110.9.16.21.24.20.16.9.4.0.0.0.0.0.0.0 J. as defined by the following 
calculations: 
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10 9 8 7 6 5 4 3 0 0 0 0 0 0 
xl � x2 x.3 x-1- x-1- x4 x.3 x2 xO xo xO xO xO xO xO 
10 9 16 21 24 20 16 9 0 0 () 0 0 0 0 
Finally. we calculate the right weight, denoted RH', as the sum of the above products. 
RIV= L, {R • (PPONP))= 129 
The remaining two weights. the left weight (L\V) and the stop weight (SW), can be 
calculated similarly by replacing R with Land S. respectively. In summary, the three weights 
for the gi\'en test image are RH' = 129. LH' = 16. and SW= 84. 
To determine which direction. if any. the LabMate should turn. consider which of the 
three wei£hts j'.-, g:reatest. If SH' is the lanze'>t of the three and !lreater than 20. there is an 
L L, L 'e ' 
ob:-;.l.'.lcle Yery close. directly in front of the rohot. \Vhether a left or right turn is needed is 
determined by the larger of LH. or RW. re:-,pecti\·e]y. If Sir is Jess than 20. then no turn is 
needed. Alternatively. if LH' or RWare the largest of the thi·ee weights and greater than 30. 
then a left or right turn, respectively. is needed. 
Therefore. for our test image. RW is hath the largest weight and greater than 30. This 
condition indicates. as expected. that a right turn is needed. 
The parameter set� R. L. and S. the perimeter profile. and the minimum weight values of 
20 and 30 were determined experimentally. They worked well with the given configuration 
of the LabMate and attached camera. Should the camera orientation change, these 
parameters would likely require modification. Additionally. the above perimeter profile and 
direction weights can be modified to adjust the sensitivity that the system has to obstacles 
near the LabMate robot. 
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3.3 Refinement and Simplification 
At this pomt we ha\'e deYe]oped a robust algorithm that can process images of typical 
terrain features and determine the best direction in which to travel. Our original goal was to 
develop such an algorithm for Implementation either on a lmv powered embedded system or 
in programmable logic. Unfortunately. the Canny edge detector involves many 
time-consuming floating-point calculations. including square roots and trigonometdc 
functions. On the Intel Pentium Pro workstation on which the algorithm was developed, 
images could be processed al a rate of appro.\ima1ely one per second. On the targeted Intel 
386 embedded system. that rate slowed to about one image per hour because of the floating­
point arithmetic. In addition. implementing square root and trig functions in programmable 
logic is difficult at besL To meet the design goals of this project, the algorithm had to be 
streamlined. 
The Canny edge detector produces verJ distinct. Yery clear edges in most situations [2]. 
It does this by calculating a gradient \'ector at every point in the image. This gradient vecror 
points in the direction of greuiest change on the image intensity smiace. The greater the 
magmtude of this vector. the greater the change in intensity. The gradient magnitude 
essentially generates a surface that has ridges corresponding to the edges in the original 
image. The sharper the edge. the taller the ridge. To further complicate matters, instead of 
just taking all of the pixels with ·•Jarge·· gradient vector magnitudes, the gradient magnitude 
is maximized in the direction of the gradient Yector. In layman·s terms. a pixel in the image 
is marked as an edge point only if it is at the peak of one of these ridges. For example. 
Figure 3.8 sho\\"S a two-dimensional cross--section of the gradient magnitude surface in the 
direction of the gradient vector at A. J\otice that three of A ·s neighbors are above the edge 
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threshold. but only A is al the peak of the ridge. Thus. only A is identified as an edge point. 
Because of the discrete nature of these image:-.. findmg the pixels corresponding to ridge 
peaks involves mathematically simple but computationally time-consuming interpolation 
between the neighbors of ewry pixel In the image. 
Finding ridge peaks produces thin. well-defined, precise edges. All of this amounts to a 
level of complexity. however. that is not needed for our purposes. At this stage of the 
algorithm. we are interested only in identifying pixels with large gradient magnitudes. We 
care nothing about finding preci!-..e edges or ridge peaks. Therefore. the first optimization 
eliminmes the search for ridge peaks. We no longer need to interpolate between neighbors. 
The elimination of this step sa\·e� dozens of floating-point operations for e\'ery pixel in the 
image. In addition. we do 1101 need the direction information provided hy the gradie111 vector. 
That optimization saves one more trigonometric calculation. 






Figure 3.8: Gradient Magnitude Ridge Cross Section 
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The original algorithm used the two floating-point Canny conYolution masks shown in 
Figure 3.9. Notice the similarity with the Sobel masks in Figm'e 2.4. By using the Sobel 
masks instead[]], we have eliminated all of the floating point arithmetic with the exception 
of the magnitude calculation itself. The \"ector magnitude given by 
can be easily approximated as 
Therefore. \\·e have completely remo,·ed all of the floating-point arithmetic present in the 
original algorithm. Additionally. note that because the Sobel masks include only the 
numbers 0. 1, and 2. the convolution can be implemented with only six subtractions, five 
additions. t\s·o single-bit shift!- (to multiply by 2t and tv-;o absolute va!ue functions. The 
result is a fast all-integer-based algorithm that can easily be implemented in a programmable 
logic device. 
CU6S I) -(U67 (U68 0.607 0.368 
0.607 I) -0.607 0 u 0 
0.368 I) -0.368 -0.368 -0.607 -0.368
M, 
Figure 3.9: Canny Cbnvolution Masks 
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Figures 3.10-3,12 illustrate the implementation of the algorithm using the optimizations 
presented in this section. The steps fo]lo\\·ing the initial edge detection are exactly the same 
as those detailed in Section 3.2. The navigation profile g.enerated for the test image using the 
updated algorithm is 0000 O J.:23 5688 8877. which is nearly identical to the result produced 
by the original algorithm. 
·'-�
Figure 3.10: Sobel Edge Points 
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Figure 3.11: Sobel !\ave] Edge Counts 
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Figure 3. J 1: Sobel Obsels 
As a final improvement in computational efficiency. notice that processing the entire 
image is not ahvays necessary. Say. for example. that one begins by processing the image 
from the bottom row of navels. If the f
i
rst navel on the bottom row is an obsel, we need not 
consider any of the na,·eJs in the first column that are above the obsel. Since we are 
concerned only about the obsel nearest the bottom of the image in each column, a 
considerable reduction in computation can be achieved. In our test image, only 76 of the 128 
navels need to be processed because many of the ob�eb are \'ery low in the image. 
3.4 Algorithm Summary 
In this chapter, we have developed a computationally simple. yet robust image-
processmg algorithm for limited landscape evaluation. The autonavigation algorithm 
searches for regions in an image with high levels of intensity variation. The algorithm 
employs a derivative of the \\'ell-known Sobel edge detector, as well as some additional 
techniques developed for this study. The complete algorithm for processing a single image is 
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summadzed as follov.:s. For 1hi_... example. the image measures 256 pixels v,:ide by 128 pixels 
ti.111. The algorithm. however, \\'ill generalize to an arbitrarily sized image. 
I. Con\"olve the image with the masks in Figure 3.13 to .generate two sets of data, /1 and
!,.. These two sets contain the approximate x and y coordinates of the discrete
gradienl vectors with respect to intensity at each pixel.
- I (I I - I -' - I
-' (I '- 0 I) {)
-I II I I ' I 
M, 
Figure 3. 13: Sahel Con\"Olution Masks 
Approximate the magnitude of each of the gradient vectors by completing the 
absolute value sums Ix!+ IYI for all .r E I ,. and y E I, . 
3. Identify sums exceeding a given threshold as edge points.
4. Partition the image into a grid of eigh1 rows by sixteen columns. Call each element of
this grjd a na,·igation element. or 1w\'el.




6. Form the naYigation profile by listing the ro\v in each column in which the lowest
obsel lies.
7. Compare the navigation profile with the navigation weights to determine what course





This chapter describes the hardware that wa.:, borrowed, procured, or designed in order to 
test the actual fonctiohality of the pre\'iously discussed autonavigation algorithm. Section 
4.1 introduces the robotic vehicle on which the algorithm was tested. Section 4.2 describes 
the embedded microcontroller that runs the imuge-processing software and sends instructions 
to the robot. Section -1-.3 concludes this chapter with an extensive discussion of the 
reconfigurable image capture card that was de.signed specifically for this project. This 
discussion includes a description of the components used. the physical design of the card, and 
the programmable logic code that determines; the beha\'ior of the card. 
4.1 The Lablvlate Robot 
The LabMate robot. built by Transition:- Research Corporation. is the vehicle on v.-·hich 
the autonavigation algorithm \\W, tested. This section describes the physical characteristics 
and control interfaces of the robot [ 9]. 
4.1.1 Physical characteristics 
The LabMate Robot is a self-contained vehicle powered by two 12-V rechargeable 
automobile batteries. It measures approximately 80 cm square by 20 cm tall. The top is flat 
and can carry a payload of over 400 pounds. The wheels of the LabMate are located 
underneath its body and cannot be seen while in operation, These wheels are configured in 
such a way that the robot can moYe forwards or backwards. follow an arc (turning with a 
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variable turn radius). or rotate in place. A maximum speed of one meter per second can be 
achieved, although this figure reduces as additional payload is added. 
4.1.2 Control interfaces 
The LabMate can be controlled in one of two ways. The first option allows a user to 
connect a joystick directly to the robot. The LabMate essentially i;iecomes a very fancy. very 
large remote control toy. This option is useful when manually directing the robot from one 
location to another. 
The second control option allows a computer to connect to the LabMate via a standard 
RS-232 serial port. The comptlter can then send a variety of commands to the robot. 
Traveling distance� can be specified down to the millimeter while rotation can be specified 
do\\'n to a hundredth of a degree. The LabMate executes these commands with a high degree 
of precision. Some of the more useful commands are listed in Table 4.1. 
4.1.3 Control software 
The process invol\'ed in tran.-;mitting a command to the LabMate begins with the host 
processor sending an ASCII ··n-· to alert the robot that a command is forthcoming. The 
LabMate then responds with a status byte. lf the status byte is ASCII ··ct .. then there has been 
a communications fault. Any other status byte indicates that the robot is ready to receive its 
instructions. The host processor then transmits the number of bytes it expects the robot to
transmit back as a result of the operation. Not all commands will do so. Only commands 
that request status information about the robot itself will return any data. Command!. that 
cause the LabMate to move in a given way will not return any data. Next. the host transmits 
the number of bytes necessary to fully specify the desired command. Then the processor 
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sends the operation code for the command 10 be executed followed by any arguments the 
command requires. The last two b) tes to be s.ent are a checksum. calculated by adding all of 
the previously transferred data. If the checksum is incorrect. the LabMate will not execute 
the command. This checksum acts as a failsafe to guard against the rob.at going berserk by 
accidental execution of bad commands. 
In summary. the LabMate is a rugged, robust robotic vehicle with a precise control 
interface ideal for experimentation with computer-vision-based navigation. 
Table -LI: LabMate Commands and Their Descriptions 
I Lab.Mate Command 
Set Veloci1y 
i Set Acceleration 
! 




I Command Descriotion I I This command seh the travellng Yelocity the LabMate wiJl I 
I use. It is set in terms of rnm/s. 
Thi:-- command sets the acceleration u:-.ed when changin2. 
wlocities. 1t is :set in terms of mm/s1 . 
� 
I This command causes the LabMme to lllO\'e forward or 
'
1 
backv,,card. depending on the sign of the input. Distances 
are specified m millimeters. For example. an mput of 1000 i 
I \\'ill cause the Lab�fate to rno\'e forward one meter. 
� 
I This command causes the LabMate to execute an in-place 
: rot..ition. If the input is positive. the robot turns 
I counterclockwise. If the input is negative. the robot turns I 
I clockwise. Input is specified in terms of hundredths of
I degrees. For example. an input of 4500 would cause a 45°
counterclockwise rotation. 
Thi'.-, command causes the to Lab!vlate to travel forward at 
the speed specified by the Set Velocity command. The 
argument of the Jog command is an inverse turn radius. 
That is, if the input is zero. the robot will travel forward 
indefinitely. If the input is one, the robot will begin a 
gradual counterclockwise arc. As the input increases, the 
tightness of the turn will also increase. This command is 
I
I 
useful when continuous motion is desired. 
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4.2 The SBC1386 Embedded Platform 
To fill ihe roll of the host processor di:,,cus<.,ed above. a small embedded, single-board 
computer, the SBC1386 from Micro/Sys Corporation, was chosen [10]. This computer is a 
ful!y functional Intel 386 system implemented on the embedded PC/104 platform. The 
PC/104 platform is a ·'stackable" version of the industry standard architecture (ISA) bus 
found in most personal computers. The SBC1386 includes 512 KB of static flash memory 
for program storage as well as one full megabyte of RAM available during program 
execution. Finally. the SBC 1386 ha:, l\\'O RS-232 communications ports to communicate 
either with serial dumb terrninab. other computer.<.. or devices like the LabMate robot. 
4.2.1 Intel 386EX embedded processor 
The SBCJ386 has at its heart the Jntel 386EX processor [11]. This processor is
specifically designed for embedded applications where limited system resources and space 
are available. The 386EX is litern.lly a system on a chip. All of the typical devices, such as 
in1errupt controllers. serial ports. and timers !hat normally reside on a motherboard in 386 
systems are. built into the 386EX chip itself. The only external hardware required is memory 
and a small amount of dri\'ing logic for the PC/l0-1- bus. Figure 4.1 illustrates the system 
architecture of the Jntel 386EX processor. 
4.2.2 PC/104 expansion bus 
The PC/104 bus [12] is a stackable version of the well�known ISA bus (also known as the 
PC/102 bus) found In almost all personal computers. The ''104" and ·'JOT come from the 
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The two extra pins in the PC/104 configuration are merely keys to ensure that the connectors 
are inserted correctly. They carry no signals. Figure 4,2 shows the physical characteristics 
imposed by the latest PC/104 specification. The main items to point out are the card slze of 
3.6 by 3.8 inches and the 104 pin. four row bus connector. The specification calls for a l 6-
bit data bus, a 26-bit address bus. control signals for memory and port transfers, interrupt 
request (IRQ) Jines. direct memory access (DMA) request lines with corresponding 
acknowledge lines. as well as various clock and bus arbitration signals. Not all of these 
signals were necessary in the design of the image capture card. Table 4.2 lists and describes 
the signals used in the design of the image capture card. 
Table 4.2: PC/104 Bus Slgnals 
, PC/10� Siena! Sfanal Descriotion 
SA Standard address bus. This 20-blt bus addresses the lower 
me2abvte of the memory space. 
1SD Standard data bus. This 8-bit bus is the system data bus. 
I Memory and oerioheral transfers are handled on this bus. 
I !OR 1/0 read. This signal is a command line that is asserted 
during bus peripheral read cycles. 
11ow ' 1/0 write. This signal is a command line that is asserted 
during bus oerioheral write cycles. I 
SMEMR Standard memory read. This signal IS active during 
memory read accesses in the firs! megabyte of the address 
, space corresoondine. to the address orovided on SA. 
I SMEMW l Standard memory write. This signal is active during I memory \>..Tite accesses in the first megabyte of the address 
I space corresponding to the address provided on SA 
AEN Address enable. The address enable differentiates between 
regular and direct memory access cycles by indicating that 
the address on SA is valid during non-DMA cycles. 
JOCHRDY 1/0 channel ready. This signal is an input to the PC/104 
bus that lengthens the standard four period bus cycle. It is 
used to delay the processor during memory or VO accesses 
to de\·ices that ma\' take longer to transfer data. 
BCLK Bus clock. This signal ls the 7.4 MHz PC/104 bus clock 




, __ _ 
:� .... �-".:,. a, ,·.-��r.ac.; ,r. tC.,� "c�� 
llc.ch .. ,ie, l'.oc,ng ::cr.neccccr, 
---------------------------'---�--, .5% 
' 

















·�r.d�'.o �-""' , f;cl�, 
,��; :J�3c,,c,ce • �:!5 
,rc,;c�c ::e�c�,.�ec • �·:: 
I:C·�CCC,"S .-e: "".'c:·:.a,.1 c,: Ch0£ a, .. � 
:�c .  �H ::.:.,:; �c=oc.�,,=c 
B!. �· 
QC Cc.J__ "lSt 
:: �·-.,",'_· -'---- 3 l 'i O 
;:.:;,:J 
,C;�f:T 
c c;::i; '.i :�mi .- - -
� � � 
Figure 4.1: PC/104 Bus Physical Specifications 
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3.350 
4.2.3 Serial -programming interface 
Programming the SBC1386 is done with what is known as a cross-development system. 
The SBC1386 is far too limited in its memory and storage capacity to be able to run its own 
compiler. For this reason. programs are dewloped on a companion desktop PC, then 
transferred to the SBC1386 \'ia a serial download. Conveniently, since the SBCI386 uses an 
x86 series processor, any tool for de\'eloping software for a PC can be used to develop 
programs for the SBCJ386. When powered on, the SBC1386 prompts the user either to run 
the program resident in flash memory or to download a new program ,•ia the serial 
connection from a PC [JO]. Borland C++ 4.5 was used throughout the development of this 
project as the primary software compiler. 
4.3 The ECE 311 Image Capture Card 
The ECE 311 Image Capture Card (ICC) \nis designed in conjunction with that course's 
personnel with the intent that it eventually become one of the class's machine problems. At 
the time of this writing. the ICC has been in service in that class for two semesters. In 
addition to being an educationa! tool for ECE 311 students. this piece of reconfigurable 
hardware is of vital importance to the autona\"iga\Jon project. ln effect. the ICC is the eyes of 
the LabMate. It converts the video signal from an ordinary camcorder into a bitmap image 
stored in video RAM. When connected to the SBC1386 via the PC/104 expansion bus, this 
bitmap is available for processing by the 386EX. The remainder of this chapter discusses the 
design of this image capture card and the sofm:are drivers it requires to function. 
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4,3.1 Component devices 
The ECE 311 Image Capture Card is composed of three major components: the 
Brooktree BT812 NTSC/PAL Decoder. three Toshiba TC528267 VRAMs, and the Xilinx 
XC4010E field programmable gate array. 
4.3.1.1 The Brooktree BT812 
The first and most vital component is the Brooktree BT812 NTSC/PAL Decoder (13]. 
Video signals primarily come in two formats. The NTSC (National Television Systems 
Comminee) standard. is the one most widely used in the United States. The PAL (phase 
alternating lines l format is \\'idely used in Europe aild Australia. The details of these 
standards are not relevant in this discussion because the Brooktree device converts both 
formab into streaming digital \·ideo data. It outputs 24 bit red-green-blue (RGB) data (8 bits 
each for colorl for each pixel in an mrnge. An entire image is represented by 480 rows by 
640 columns. although the BTS I J. can be programmed to output any arbitrarily sized image. 
If programmed for 8 smaller image. the full-sized image is simply cropped to the desired 
size. If more data is requested than the video signal supplies. the images are padded with 
blank. space. The streaming image data is transferred one row at a time with a number of 
control signals indicating the beginning of a new line and the top of a new frame. Figure 4.3 
illustrates the internal structure of the BT8 l 2. 
One can see that the device consists of three main sections: the microprocessor interface 
unit {MPU). the video processing unit (VPUl. and the video timing unit (VTU). The MPC 
allows access to the internal control register� of the BTS 12. lt is these registers that enable a 
programmer to configure the device to run properly. The microprocessor interface is 
designed to connect easily to an ]SA or PC/104 bus. It includes two address lines. RSO and 
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RS I. that select which internal register (control or address) will be accessed when the RD 
(for reading) or WR (for writing) �ignals are asserted. Also included is a device RESET 
signal that returns the device to a known initial state. 
XTALUN 











































































DJ7:0] RD' WR' RSO.RSl RESET' 


















The video processing unit includes two 8-bit flash analog to digital (AID) converters. an 
iliurninance/chrorninance separation and demodulation circuit. and a color processing and 
formatting module. The VPC converts a composite analog video signal into streaming 24-bit 
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digital data. Thi� is a multistage process. ln the first step. the analog signal is con\'erted to a 
digital bit-stream by the two 8-bit AID converters. Then the illurninance (Y) and 
chrominance (C) signals are separated. The Y and C values are then passed through a 
brightness-contrast-saturation adjustment unit before being converted to red-green-blue 
(ROB) color data. 
The UltraLock and VTU monitors the analog video input signal and generates timing 
information based on what part of the frame is being processed. The VTU indicates when a 
new pixel !s coming out of the VPl'. when that pixel carries valid image data, when a new 
row begins. and when the top of a frame is reached. To specify this information. the VTU 
uses 12 timing sign.ils. Table -4.3 lists these signals and proYides descriptions of each. 
When image data streams out of the BT8 l 2. ii comes in great quantities and with great 
speed. At 24-bits per pixel and more than 260 000 pixels per frame. each frame requires 
almost a megahyte of storage space. Now combine that amount of data with the fact that the 
KTSC format specifies a rate of 30 frames per second. We now have a tremendous amount 
of data moving at incredibly high speeds. For any useful image processing to be possible. the 
data must be stored somewhere. at least temporarily, so that some computation can be done. 
4.3.J.2 The Toshiba TC528267 
The Toshiba TC528267 dual port video RAM (VRAM) was chosen as the memory buffer 
for the ECE 311 ICC [14]. One TC528267 contains enough storage space for a single color 
component of an image measuring 512 by 512 pixels. Since there are three color 
components (red. green, and blue). three VRAMs are needed. 
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Table 4.3: BTS 12 Video Timing Unit Signals 
VTU Timing Signal Signal Descriotion 
HRESET This signal is asserted at the beginning of a horizontal 
scan line. It remains active for 60 clock cycles. 
VRESET The assertion of this signal indicates the beginning of a 
new field of data. It remains active for six scan lines. 
HACTIVE The NTSC specification includes a buffer area around 
each field. The portion of this area to the left and right of 
a field.is called the horizontal blanking area. HACTIVE
is asserted when the current pixel output is not in the 
. blankino area. 
VACTIVE The blank space above and below a field is called the 
wrtical blanking area. VACTIVE is asserted when the 
current scan line is nor in this blanking: area. 
ACTIVE This signal b asserted when both HACTIVE and 
V ACTIVE are asserted. 
I 
FIELD _EVE:\ Both NTSC and PAL transmit images or frames in an 
I intedaced fashion. This means each frame is transmitted 
I FIELD_O I as a series of fields. NTSC uses four fields \Vhile PAL ' 
! uses eight. Of '.\'TSCs four fields. only two carry active
FIELD I 
j \ ideo information. The other two are reserved for 
I , simulcast \'ideo information. The FIELD signals indicate I the current Yideo field, FIELD_ I is unused in NTSC' ' 
I mode .. i 
I CAPTURE i Thi.-. signal can be programmed to rem am active ' j throughout .in entire video frame. This for ' is useful 
' .  ,· . . 
I qu1ckh 1dent1f\m0 v.hen actne data is comma out of the I . . e . e 
i i BT812. 
IVAL!D Because of noise and timing discrepancies, not every byte 
I of data leaving the BT812 will carry a valid pixel. This 
sienal indicate� when a nixel is valid. 
CbFLAG ln addition to outputting RGB color data. the BTS 12 can 
be programmed to supply illumination-chrominance-
saturation (YCrCb) data. The Cr and Cb values can be 
multiplexed onto the same data lines. This signal 
indicates when each kind of data is valid. 
SERR OR This pin is reserved for future use. 
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VRAM is similar to regular dynamic RA:\1 in that it contains a grid of capacitive cells
arranged in rows and columns that must be periodically refreshed. A processor. with the 
proper interface logic. can access this random access (RAMJ portion of the VRAM as it 
would any of its system memory. The difference is in the inclusion of a serial access 
memory (SAM) in the VRAM. This SAM is a first-in/first-out (FIFO) queue the length of 
one row of the RAM. Data can be shifted into the SAM very quickly from a source with 
streaming data output (con\'eniently like the BT812). Once the SAM is full, its entire 
contents can be transferred in a matter of nanoseconds to any row of the RAM. This 
architecture is illustrated in Figure ..J..4. 
The difficulty in controlling VRA:\1 L( that reading or writing from/to the RAM. 
transferring the SAM to a ro,,. of the RA!\1. and refreshing the capacitive memory cells 
cannot be done :.imultaneously. Great care must be taken to arbitrate bet\veen these cycles in
a VRA,'v1 controller. The detaib of this VRAM controller are discussed in more detail in 
Section 4.3.3.3.
4.3.1.3 The Xilinx XC40JOE 
The final component in the design of the JCC is the Xilinx XC40JOE field programmable 
gate array (FPGA) [15}. Thb device contains a large array of complex logic blocks (CLBsl 
connected by a programmable switch matrix (PSM). Signals can enter or leave the FPGA 
through input/output blocks (IOBs). Figure 4.5 shows the general architecture of a typical 
Xilinx FPGA. The CLBs and IOBs can be programmed for desired functionality and 
connected together by the PSM to implement almost any digital system. The XC4010E 
connects the BTS 12 and the \IRA.Ms to the PC/I 04 bus. 
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Figure 4.5: Xilinx FPGA Architecture 
Figure 4.6 provides a block diagram of a typical Xilinx CLE. Each CLB contains two 
programmable Boolean function generators. two D-flip-flops. and a small amount of 
memory. By configuring the function generators and the PSM. nearly any digital system can 
be implemented in such a device. 
The task of programming an FPGA can be attempted at several levels. For the expert. 
tools exist that allow one to configure each CLB and to make the appropriate connections 
with the PSMs manually. Considering that even simple designs can use hundreds or 
----------- ----·� --
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thousands of CLBs_ this approach is not practical in general. Many high-level computer-
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Figure 4.6: Complex Logic Bloch. 
There are two main types of high-level design tools: graphic-based and text-based. With 
graphic-based tools, a designer will create a logical schematic that implements the desired 
functionality. The design tool will then convert this schematic into a generalized logic 
description and attempt to place the design into the CLBs and PSMs. While schematic 
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capture, as this technique is commonly called, is far easier than the ]ow-level design 
discussed aboYe, it has been surpassed ln usefulness by the text-based design paradigm, 
In text-based design, engineers write a logical description of the desired functionality in a 
special programming language called a hardware description language, Two such languages 
are VeriLOG and VHDL Both of these languages are quite powerfuL Large designs can be 
specified with a minimum of coding effort For the programmable logic design in this 
project, Leonardo from Exemphir Logic was used as the VHDL compiler [16]. The compiled 
VHDL design was placed and routed in the FPGA by Xilinx·s proprietary Alliance soft\vare. 
The roll of the FPGA in the ECE 311 1CC is to provide the necessary connections 
between the BTS 11. the VRA\'15. and the PC/ l 04 bus. The details of the FPGA program are 
discussed in Section -L3.3. 
4.3.2 Device interconnection architecture 
Figure -L7 shows the block diagram of tlle JCC. The RGB data outputs of the BT812 
connect directly to the SA:'.'v1 inputs of the three VRAMs. The random access data ports of 
the VRAMs and the control register data bus of the BT812 connect to the PC/104 system 
data bus. The remainder of the control signals from the PC/104 bus, the BTS12, and VRAMs 
all connect to the FPGA. The FPGA is then responsible for routing all of the control signals 
and controlling the VRAMs. A discussion of these tasks is the focus of the next section. 
4.3.3 Programmable logic design 
The Xilinx FPGA provides the imerface· logic that allows each of the memories, the 
Brooktree decoder. and the PC/104 bus to interact. Within the interface logic. three functions 
must be performed by the FPGA. These functlom include completing the MPV interface to 
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the PC/104 bus. controlling the VRAM. and providing three registers for managing the 
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Figure 4.7: ECE 31 I Image Capture Card Block Diagram 
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4.3.3.1 The Brooktree BT812 l\1Pl: interface 
Before any Yideo conversion can be performed by the Brooktree device, the host 
processor must first program the BT812 to function properly [13]. The details of this 
programmmg are discussed in Section 4.3.4. This task cannot be done unless the interface 
between the BT8!1 and the PC/104 bus is complete. The FPGA must control 'five signals on 
the BTSl:::! to complete the MPL' Interface. These signals are RSO, RSI. RD, WR, and 
RESET. The Brooktree device contains 33 internal command, control, and status registers. 
To reduce the number of package pins on the device and the number of ports in the 
peripheral address space. the hoq processor is allov,:ed access to only two registers. These 
registers are called the address register (ARJ and the control register (CR). The host 
processor can wrlte the addre::..� of the internal Brooktree register it wants to access into the 
AR. The internal register can then be accessed through the CR. This scheme is formally 
known as indirect addressing. The register selec! inputs RSO and RS 1 determine whether the 
host processor is accessing the AR or the CR. as ,<.,pecified in Table 4.4. 
Table 4.4: Brooktree BT812 Control lnput Truth Table 
RSI RSO Addressed by MPU 
0 Address Register 
I Reserved 
I Reserved 
0 Control Register 
Once a register has been selected by RSO and RS 1, it is accessed by asserting RD or WR. 
RD will cause the contents of the selected register to be placed on the data bus, and WR will 
write the contents of the data bus into the selected register. 
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The final signal that must be dealt with is the RESET This signal. when asserted. 
restores the device to its initial state. 
It was decided. more or less arbitrarily. to map the AR and CR to peripheral addresses 
38Eh and 38F11 • respectively. The choice is arbitrary provided that the selected addresses are 
not in use by other devices on the system. To complete the MPU interface and allow the host 
processor to access the internal registers of the Brooktree de,,ice, the FPGA should control 
the previously defined signals as specified in Table 4.5. 
Table 4.5: Brooktree !v1PC Interface Signal Assertion Conditions 
Brooktree Input Assertion Condition 
RSO Al wavs Logic O 
RSI I Lo�ic O when SA = 38Eh. Logic 1 when SA = 38Fh 
RD Assened when SA=38E11 or SA=38Fh. AEN=O. IOR=O 
WR Asserted when SA=38Eh or SA=38Fh. AEN=O, I0\\'=0 
RESET Connected to svstem bus reset 
4.3.3.2 Device management interface 
In order to bener control a number of the internal operations of the FPGA, it was 
determined that three registers \vould be created. The first of these registers, dubbed the 
c(l11tro! regisrer. is used for stopping. starting and resetting the various state machines in the 
VRAM controller. The second. called the status register, could be used to return information 
to the host processor about the current functioning of the VRAM controller. Also, had the 
autonavigation algorithm been implemented in hardware, thls register would have returned 
obsel data to the host processor. Finally. the field register is important in addressing the 
VRAM contents. The specifics of this register are discussed in Section 4.3.3.3. These 
registers are mapped to peripheral addresses 380 11, 38 lii, and 382h, respectively. 
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4.3.3.3 The VRAM controller 
The VRA�1 on the image capture card must regularly perform three tasks. VRAM is 
based upon capacitive memory cell technology. Each bit of memory is merely a small 
capacitor. If a bit is set, the capacitor is charged. If a bit is cleared, the capacitor i!'. 
discharged. Due to the unfortunate natural tendency of capacitors to discharge over time. 
each memory cell must be refreshed or recharged periodically. This refreshing is the first 
task that must be regularly handled by the VRAM controller. The TC528267 specifo;:ation 
recommends the entire VRA;\,1 be refreshed ewry eight milliseconds, 
Memory is useless unless the data it holds can be accessed and used. The second task the 
VRA!\1 controller is responsible for handling is allowing random access reads and writes 
initiated by the host processor. Cnlike the periodic refresh cycles. reads and \\Tites can occur 
at any time. 
The final task for the VRA:-.1 controller inrnlve.<> routing image data coming from the 
Brookrree device. The controller must shift pixel ·data into the SAM until an entire row has 
been loaded. Then. the contents of the SAi'\'l {a complete horizontal line of video data) must 
be transferred to a row of RAM. These row transfers must occur at precise time intervals 
[ 14]. 
Performing each of the above tasks individually is not complicated. The difficulty arises 
because only one of these tasks can be performed at a time. Thus, an arbitration scheme 
must be developed that will allow each process to execute without interfering with another. 
In developing this arbitration scheme. !et us first consider the row transfer process (RTP). 
The RTP is most critically constrained because it must occur every time the SAM is fully 
loaded with a \'ideo scan line. If the transfer does not happen at exactly the right time, entire 
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lines of \'ldeo data can be lost or corrupted. R�call our discussion of the VTU. The 
HRESET signal indicates when a new lme of Yideo is being started, This signal provides a 
natural window of opportunity in which to complete the row transfer. 
Because memory refreshing mus! also occur at regular intervals, it is convenient to 
synchronize this functionality with the row transfer process. The TC528267 allows an entire 
row of the RAM to be refreshed simultaneously. Gi\'en that there are 512 rows, we must 
perform 64 000 refresh cycles per second to meet the requirement of total VRAM refreshing 
every 8 ms. The Brcioktree de,·ice outputs 60 fields of 256 lines every second. This data rate 
calls for 15 360 row transfer:- per second. If we refresh four rows of the VRAM after eYery 
row transfer. the 8-ms requirement will be met. 
Finally. the lowest priority operation is host processor random memory accesses. These 
accesses can occur whenner 1he previous 1wo processes are idle. Care must be taken, 
however. that a random memory acce% doe., not try to override the ro\.V transfer/refresh 
process. 
Figure ..J..8 shows the VRA:\1 arbitrator stute machine. The random memory access. row 
transfeL and refre�h states do not themseln�s perform the Yarious VRAM cycles. They 
merely generate ··s1arC signals for three independent state machines that carry oul the 
appropriate functions. These three states then wait for the other state machines to assert 
"done" signals that indicate the giYen VRA.i'v1 cycle is complete. 
There are two state transitions from the idle state. The first is the transltion to the row 
transfer state. This transition occurs when 1he Brooktree signal HRESET becomes active. 














Figure 4.8: VRA!v1 Controller Arbitrator State Machine 
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arbitrator initiates four refresh cycks. The other transition from idle occurs when the PC/ l 04 
address bus (SA) is in the range D000011 to DFFFF11 • This address range indicates that the 
host processor is attempting to access the VRAM. Should this address condition occur while 
the arbitrator is in the row transfer/refresh branch, it will be ignored until the last refresh is 
completed. 
The state machines that carry out the row transfers. refreshes, and memory accesses 
follow the guidelines set forth in the Toshiba TC528267 specification [14]. The major 
functions of the VRAI\'1 are initiated by the ro\,- address strobe (RAS) and column address 
strnbe {CASJ signals. \Vhich c)cle is executed depends on a number of other inputs. Figure 
4.9 is a logic analyzer screen capture showing all three VRAM cycles and the effectiveness 
of the arbitrator in managing these functions. First. notice the active low SMEMW signal 
going low, This indicates that !he host processor is attemp1ing to write imo memory. As 
chance would ha\·e it. though. this memory access cycle does not have time to complete 
before the next row transfer cycle is due. Instead of executing the memory access. the 
arbitrator delays this cycle in fm·or of the rD\\' transfer. The row transfer is completed by the 
first instance of CAS and RAS going low and then going high again. The next three cycles 
of CAS then RAS going low execute three refresh cycles. It is not until the end of the last 
refresh that RAS and then CAS go low, executing the memory access. 
As with the Brooktree control and address registers. the YRAM must be mapped into the 
address space of the 386EX. The address space for the first megabyte of memory ranges 
from 0000011 to FFFFFh. however. much of this space is already in use. The SBC 1386 
system RAM occupies the first 640 kb (addresses OOOOOh through 9FFFF11 ). The two 64-kb 
segments from AOOOOh to BFFFFh are used by the video ram on the VGA adapter. The flash 
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memory that contairi.s the system bios program is bcated in the 64-kb block beginning at 
F0000 11 , What remains are three 64-kb segments ln the address range COOOOh to EFFFFh· 
The astute reader might now realize that 192 kb of address space is not enough to address 
three 256kb VRAMs. To artificially expand the address space for the VRAMs. we can use 
the field register in the FPGA to hold the upper bits of the VRAM address. For ease of 
programming considerations involved with the 16-bit architecture of the 386EX, we will map 
all three VRAMs into the 64-kb memory segment beginning at _address DOOOOh. Four bits of 
the field register will hold the remaining required address lines. We have now effectively 
partitioned each VRA!v1 into four pages or fields. Each field contains 128 lines and is 512 
columns wide. One can easily change fields in the VRAM by writing to the field register. 
}'. -;, F4 
IJ -> FC 
Run 
Figure 4.9: Logic Analyzer Screen Capture of Row Transfer. Refresh. and Write 
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4.3.4 Device driver software 
Initializing the Brooktree device requires a lengthy sequence of writes to each of the 
BT812's internal registers. Some of the parameters that must be set include the brightness, 
saturation, hue, and contrast color adjustments. the number of pixels per line, the number of 
lines per frame, as well as frequency settings dependent upon the connected clock frequency. 
The proper settings for these parameters \Vere obtained or calculated from jnformation 




This chapter presents the experimental results obtained from testing the autonavigation 
algorithm and the hardware on which it was implemented, The results are presented in two 
sections. In the first, eight test images are given, along with the results of the Canny and 
Sobel-based algorithms. These images were used to tweak the various parameters of the 
autonavigation algorithm until useful results were obtained. The second section discusses the 
successful deployment of the Lab�fate robot with navigational control being supplied by the 
autonavigation image-processing algorithm implemented on the SBC1386 with attached 
image capture hardware. 
5.1 Autonavigation Algorithm Test Images 
This section presents eight test images in Figures 5.1-5.8. These images were used as a 
basis for setting the edge point and obsel thresholds. Each figure presents the original test 
image first. then the results of the Canny and Sobel algorithms, respectively. Each figure is 
accompanied by a table (Tables 5.1-5.8) containing a brief analysis of the image-processing 
results. Included in these results are the navigation profiles generated by both algorithms. the 
course each NP suggests the LabMate should take. and an evaluation of which result is 
better. The evaluation number is based on mislabeled obsels that adversely affect the 
navigation profile. If a mislabeled obsel is three rows from its correct position, the 
evaluation number increases by three. 
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Figure 5.1: Head-on View of Sidewalk 
Table 5.1; Head-on View of Sidewalk Numerical and Directional Analysis 
Cannv Sobel 
Navigation Profile 6026 6660 6662 6606 5555 5555 5555 5555 
Course Direction Left Turn Right Turn 
Evaluation Number I 26 0 
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Figure 5.2: Manhole Cover 
Table 5.2: Manhole Cover Numerical and Directional Analysis 
Cannv Sobel 
Navigation Profile ! 8888 12221112 1122 8588 1222 2222 1138 
Course Direction Left Turn Left Turn 
Evaluation Number 11 7 
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Figure 5.3: Angled Left Towards Grass 
Table 5.3: Angled Left Towards Grass Numerical and Directional Analysis 
Canm· Sobel 
Navl!!.ation Profile 0000 0 I 24 5688 8877 0000 0123 5688 8877 
Course Direction Right Turn Ri2"ht Turn 




Figure 5.4: Angled Right Towards Grass 
Table 5.4: Angled Right Towards Grass Numerical and Directional Analysis 
Cannv Sobel 
Navigation Profile 0888 8888 5420 0000 0888 8888 5320 0000 
Course Direction Left Turn Left Turn 
Evaluation Number 8 8 
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Figure 5.5: Gravel and the Boneyard Creek 
Table 5.5: Gravel and the Boneyard Creek Numerical and Directional Analysis 
Canny Sobel 
NaviP'ation Profile 1110 0000 0000 0000 1100 0000 0000 0000 
Course Direction Left Turn Left Turn 
Evaluation Number 0 0 
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Figure 5.6: Sidewalk and Stone Wall 
Table 5.6: Sidewalk and Stone Wall Numerical and Directional Analysis 
Canm· Sobel 
Navigation Profile 0066 0666 6666 5455 3555 5555 5555 5055 
Course Direction Right Turn Left Turn 
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Figure 5.7: Sidewalk and Feet 
Table 5.7; Sidewalk and Feet Numerical and Directional Analysis 
Canny Sobel 
Na\'igation Profile 6788 8832 2488 8888 6788 8822 2488 8888 
Course Direction Right Turn Rioht Turn 
EYaluation I\urnber lo 0 
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Figure 5.8: Brick Sjdewalk 
Table 5.8: Brick Sidewalk Numerical and Directional Analysis 
Cannv Sobel 
Navigation Profile 0022211101100112 0002 1210 0000 1101 
Course Direction Left Turn Left Turn 
Evaluation Number 0 0 
The abO\'e data shows that the Sobel algorithm always performs at least as- well as the 
Canny algorithm. In many mstances. Sobel greatly outdoes Canny in terms of correctly 
identifying obsels. Couple this behavior with the obvious performance benefits Sobel has 
over Canny and it becomes obvious which is the better implementation. 
5.2 Autonavigation Deployment of Lablv1ate 
Once the autonavigation algorithm and the ECE 311 ICC had been rigorously examined, 
one final test remained. The ]CC was connected to an SBCJ386. The autonavigation 
algorithm was implemented in software in the SBC1386, now dynamically acquiring its 
images from the ICC rather than from archl\'ed image files. The autonavigation direction 
cbmmands of LEFT. RIGHT. and FORWARD were mapped to LabMate control functions as 
a 10c counterclockwise tunL a 10c clockwise turn, and a 10-cm forward displacement. 
respectively. The image processing was painfully slow on the SBCJ386, requiring three 
seconds to process a single frame. The LabMate. however, successfully stayed on the 
sidewalk. avoiding grass. gra\'el. and people. The speed performance could be improved by 
implementing the image processing on a faster computer or directly in hardware. Regardless 
of speed. the test was an unqualified success. 
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CHAPTER6 
PIPELINED HARDWARE IMPLEMENTATION 
As pre\'iously stated, the primary focus of this project was to develop an 
image-processing algorithm for navigation that could be implemented conveniently in a 
programmable logic device such as the Xilinx FPGA on the ECE 311 ICC. This focus drove 
all design efforts and optimizations_ The result was a compact. integer�based algorithm 
inYoh'ing only addition. subtraction. and binary shifting. This chapter illustrates one possible 
hardware implementation of the autonavigation algorithm and presents a performance 
analysis. 
6.1 Register Array 
The primary factor in reducing performance in the software implementation of the 
autonavigation algorithm was memory access times. At least 13 memory accesses were 
necessary to comple1e a single step in the software implementation. The x and y componems 
each required 6 bytes of image data. plus one more access to write the result of the 
convolution. In addition .. the PC/104 bus is noted for its sluggish bus speeds. A single 
memory access requires 540 ns. The practical minimum time between memory accesses is 
more than three times thal figure. Assuming a byte of data can be accessed every 2 µs, it 
would take more than 0.85 s just to access the data for the convolutions for a ·single image. 
This does not include the time required to actually calculate the convolution data, interpret it. 
and issue a direction command to the LabMate·. 
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In a hardware implementation where the FPGA has direct access to the VRAM. the 
performance hit from the PC/104 bus 1s arnided by default. The memory access time is 
limited only by the speed of the VRAM itself. In our case. the TCS:28267 chip requires a 
minimum of 70 ns to output data. Assume, for example, that our VRAM controller does not 
completely take adYantage of the memory speed and requires 200 ns to access a byte of data. 
By this assumption. all of the data to conYo]ve a single image would require 85 µs to access. 
This figure represents a reduction by two orders of magnitude. If the number of memory 
accesses could be reduced. the performance gains would again be substantial. 
To achieve this memory access reduction, consider the 3 by 3 array of registers shown in 
Figure 6.1. To calculate the re�ult of a com'olution for a single pixel. the algorithm requires 
rhe intensity data for each of the pixel's neighbors. If we store part of this data in the FPGA. 
then \\·e can reduce the number of memory accesses. After the completion of a slngle 
convolution. the columns of the array shift. sa\"ing the reusable data from the completed 
calculation. only requiring the mput ,of three new bytes of data, Now, instead of having the 
input all of the convolution data again, thirteen bytes in total. we need only to input data for 
one column of the register array. Because the array has three rows. only three memory 
accesses are required to calculate the next conYolution result. If each access still requires 200 
ns. the entire image can be accessed in less than 20 ms. Once again, this figure represents a 
substantial performance increase. 
6.2 Convolution Unit 
Once the nine bytes of corl\'olution data have been loaded into the FPGA register array. 
the com·olution result must be calculated. Because so much effort was expended in 
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simplifying the mathematics of the autonavigation algorithm. this task is not incredibly 
difficult. Recall that the Sobel con,'olution masks include only the numbers 0. 1. and 2. This 
fact means that the multiplication the algorithm must perform will only have to be by 0, 1, or 
2. Multiplying by zero is easy. Simply ignore the term in the addition that is multiplied by
zero. Multiplying by one is again tri\'ial. To calculate the result of a multiplication by two, 
the algorithm needs only to shift the multiplicand by one bit. The remainder of the 
calculation involws simple additions and subtractions. The x and y components of the 
gradient ,·ector are· again approximated b) these convolutions. The magnitude of this \'ector 
i� approximated by the absolute ,·alue sum of ih components. See Figure 6.2 for a block 
di;igram of the circuit that will perform the conrnlution calculation. 
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6.3 Edge Point Accnmulator 
We have thus far developed a hardware scheme for approximating the magnitude of the 
gradient vector at every point in an image. Recall from our discussion of the autonavigation 
algorithm in Chapter 3 that na,·igation information is calculated on a per navel basis. In the 
hardware impleme.ntation discussed here. we shall mirror that approach. The register a,rny 
will be fed the data for a single navel. The convolution unit will use the data from the 
register array to calculate all 256 gradient magnitudes in a single navel. The function of the 
edge point accumulator is to count the number of gradient magnitudes that meet or exceed 
the edge-point threshold. Vv'hen the register array and convolution unit have finished 
computation on the current navel. the edge point accumulator will notify the host processor 
via an interrupt if the navel is an obsel. The process is repeated for each navel until the 
nearest obsel has been located for every column in the image. 
6.4 Pipelined Implementation Summary 
Shown in Figure 6.3 is a general block diagram for the pipeJjned hardw,are 
implementation of the autonavigation algorithm. The image-processing controller state 
machine (CSM) keeps track of which navel is being processed and what data the VRAM 
Controller should fetch from the memory. The CSM is also responsible for shifting the 
columns of the register array following the completion of a convolution calculation. Finally. 
the CSM resets the edge-point accumulator when the current navel convolution is complete. 
The VRAM controller functions as discussed in Section 4.3.3.3, except that the random 
memory accesses are initiated by the image-processing controller state machine rather than 
the host processor. 
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Figure 63: Top-Le\·e) Block Diagram of Pipelined Implementation 
The processor interface (PIJ serves two functions. It allows the host processor to have 
-control over the CSM. The host processor can start and stop the image-processing hardware
as needed to obtain useful na\'igation information. The processor interface also generates an
interrupt to the host processor when an obsel has been located. The PI transmits the row
number of the obsel to the processor so that it can accumulate the navigation profile and
generate direction commands for the LabMate.
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6.5 Performance Analysis 
As demonstrated aboYe. streamlining the memory accesses produces a performance 
increase of more than 30 0000. The software implementation, however, is handicapped in 
one more way. The time required to calculate the convolution for a single image could reach 
as high as 1. s. Add that value to the _data access time, and the total time to process a single 
image could be as high as 3 s. This figure is hardly adequate for real-time navigation. The 
conYolution unit incorporated with the pipelined hardware implementation discussed in this 
chapter has only one speed restriction: the propagation -delays of its adders and subtractors. 
Thi� propagation delav would not exceed 50 ns. even in the most inefficient of 
implementations. Thus. for a 128- by 256 pixel image. with three memory accesses per 
conYolution at 200 ns each. and then 50 ns 10 compute the result. we estimate that processing 
a single image should take no more than 21.3 ms. This processing time indicates that more 
than 45 frames of \'ideo could be processed ewry second. This result is far better than the 3 s 




7 .1 Summary of Results 
In this project. we have developed a robust and mathematically simple image�processing 
algorithm that extracts local landscape features for the purposes of robot navigation. This 
autona,·igation algOrithrn. as it was called. searches images from a video camera for regions 
of rapid intensity variance. This task is completed by partitioning the images into 16 by 16 
pixel navigation elements. or nm'els. The number of edge points in each navel is determined 
by the application of a modified Sobel edge detector. Navels whose total number of edge 
points exceeds a given threshold are labeled as obstructi\'e elements, or obsels. The position 
of the nearest obsel in each column of the naYel matrix is noted. These obsel positions form 
the na\'igation profile. This na\·igation profile ls then used to determine what course the 
rob0t should take. 
Two implementations of the autonavigation algorithm were developed. In the first. the 
algorithm \Vas implemented in software on a small. imbedded Intel 386EX system. This 
implementation was completed primarily to test the accuracy and robustness of the 
algorithm. A number of images typical of situations a mobile robot might encounter were 
acquired. These images were processed by the software implementation, and the algorithm 
performed as expected. When connected to the LabMate robot platform and a video camera 
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for image input. the software implementation of the auton:J.Yigation algorithm correctly 
guided the robot remaining on the sidewalk and a\'oiding pedestrians. 
The speed performance of this i_mplementation was. hov,'ever. unacceptable for real-time 
navigation. Processing one image could take as long 3 s to process. The algorithm 
development throughout the extent of this project focused on eventual implementation m 
programmable logic hardware. The details of such an implementation were presented. It 
was shown that a very basic pipelined hardv, :are configuration could easily process as many 
as 45 frames of Yideo per second. This rate is far higher than necessary for real-time 
na\·igation. 
7.2 Algorithm Limitations 
The algorithm presented in this paper attach the problem of autonomous robot 
naYigation in a simplistic way. It requires that the surface on which the robot travels be 
smooth and uniform in intensity. Likewi..;e. the algorithm require.'- that the navigational 
boundaries exhibit a high degree of intensity variation. The sidewalk/grass environment 
examined in this thesis proved ro be ideal for this type of algorithm. The solid concrete 
sidewalks displayed virtually no intensity \'ariance. whereas the blades of grass reflected 
light in many different ways. If a robot under control of the autonavigation algorithm were 
to encounter a wall of solid color and little texture, the result v,:ould be a dented wall and a 
smashed robot. To prevent such situations. the system could be augmented with sonar range 
finders that watch for large visually flat surfaces. 
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7.3 Applications and Future Directions 
The auronaYigation algorithm could conce]Yably play a useful role in automobile safety 
systems. While the level of sophistication in the algorithm is not yet suitable for 
unmonitored control of a motor Yehicle, it could easily serve as an obstacle warning :system. 
In controlled environments, such as f�ctory floors, the algorithm could be used to maneuver 
autonomous robotic carts from one area to another. Such an application would eliminate the 
need for expensiYe rail tracks for guided trolleys or drivers for manually operated trucks. 
A possible enhancement to the system would be to incorporate the use of multiple 
cameras connected to rnul!iple image capture cards. each with hardware implementations of 
the autonaYigation algorithm. A robot could then "see .. in all directions, improYing its 
.. awareness .. of the em·ironrnent. 
It is clear thm in the future. computers and robots will have more widespread applications 
than they haw today. Ad\"ancements in computer vision will allow these tools to better 
perform the tasks for \vhich theJ were created. 
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APPENDIX A 
IMAGE CAPTURE CARD SCHEMATICS 
AND LAYOUT 
The ECE 31 1 image capture cafd was fabricated by Paramount Circuits of Addison. 
Illinois, using four-layer printed circuit board (PCB) technology. The two internal layers 
serve as power and ground planes. while the top and bottom external layers contain all signal 
routing. The fol\o\\'ing schematics were created using Microsim Schematics. The PCB 
layout was generated by Microsim PCBoards. 
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Image Capture Cord 
Josh Potts 
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IMAGE CAPTURE CARD VHDL CODE 
The following VHDL code configures the Xilinx XC4010E FPGA on the ECE 311 image 
capture card. The FPGA sen·es as interconnectibn logic for the all devices and VRAM 
controller for the Toshiba TC528267 devices. The code was written in a simple text editor, 







-- isa/pc:04 bus sig;;.sls 
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the ot prefix 
OUT S�D_LOG:C; 






















O;JT ST:J __ l.OGIC; 
sig:--,a2.s fc:-: corw.u:::..::.ca::.::.o:;. wi:.}-; the vrarn 
a:l signa2.s have :.he v:::am._ pre:::.x 
v:ca'T._cas Q'...'T S:T
D_:.oc:c;
vc:arrLwb,:e OUT STD_LOGIC; 
vranu:itoe 











:::N STD_LOG:C i 
Ot,'T S':'D_LOGIC_VECTOR(8 OO'cll\,'1'0 G) 
a signal provided for deh1gging 
ar:.y intErnal sigr:;al may be mapped to these bits so t!iat 
i,;:: may be viev.1ed on t:le logic a..'1alyzer 
deb:.19 
-- end port 
94 
�""D image_cap::ure_entity; 
B.2 Architecture and Signal Declarations 
PJZCHITEC'i'URE image_capture_architectuYe OF irnage_capture_entity IS 
-- the vrarns are ITapped to this 
CONSTfa�"IT mers0ry_segment 
seg:rient 














S!G:;:CJ.:..l... bt_address_acti ve 





STD_LOGIC VECTOR := X"D"; 
STD_LOGIC_VEC'IDR := x"00380"; 
STD_LOGIC_VECTOR ·a x"00381"; 
STD_LOGIC_VECTDR : = x"00382"; 
S'!'D_LOGIC_VECTOR := x"0038E"; 
S?D_LC(;IC_VECTOR := x"0038F"; 
S�_:.OGIC_\i'EC70R(7 D0�'.1NT0 0); 
STD_LOGIC_\?ECTOR(7 00;·1NTO 0) i 
S'W_LOGIC_VECTOR(7 OO:·JNTO 0); 










-- a te:nporary loca-cion for D.oiding .da::a before i:: gets mapped to isa 
SIGx;..:.. te::'.p_data: ST:)_LOGIC_VECTOF.(7 D0\-2'::TO C); 


















s:-:,_:..OGIC_\7=:C�?. := "11111"; 
S':."·:J_Lo:;:c_VECTOR .. GiJOOD"; 
S"I':J_I.OG::c_vzcTOR : = "OOOC-1" ; 
S7D_LOGIC_VECTOR .- ''00010"; 
STD_LOOIC_VECTOR "00011"; 
STD_LOGIC_VECTOR : = 00100"; 
STD_LC(;IC_VECTOR :=- "00101"; 
STD_LOGIC_VECTOR := "00110"; 
STD_LOGIC_VECTOR := "00111"; 
STD_LOGIC_\.'ECTOR := "01000"; 
STD_LOGIC_VEC'IDR : = "01001"; 
the state machines 




S"!"D_LOGIC_',lECTOR ( 4 ro;,JN"IO 0);
STD_LCGIC_VECTOR(4. 001·mo 0) '
STD_LCGIC_\'EC'::'OR ( 4 DO'rlNTO 0) ; 
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-- signals for the arbitrator to sigr,.a� th� st:art of other state-







-- signals for the other stat€-rrachine run processes to signal 







-- signa:i-s for controlling the vra--:i fro:n the row tra..-isfer process 
SIGN.Z...L rt_ras ST:;:J_LOOIC; 
s:GNAL :r-t_cas 
SIG:�AL :.:-t_\.;]�·,;e 







S':':S_LOGIC_V":::CTOR( 8 DJ':frITO O) 










S':'I:U .. OG:C: 
sig:-.a�s ::or co::trol:..:.::-:::.:J the vra..-:: fro:-:-. ::Ile re::"resb. process 











-- signals :'or maintair:g fr,e nex;:: rov.' aci�ess ::or YO',: transfers
s:GN.Z..L YG",.'_::ransfe:?:"_address ::r,..?EGER RANGE D TO 515; 
-- booleans for state rnac:!":ine set/!.""eset 
VA.�IP.ELE global_reset 
W-.. 1:l.I.A5LE global_r..ir.. 








This process r:-,oni::ors the pc/lC� bus :or write cycles t:a!""ge::ing one of the 





IE" (ext_clk'EllCIT a:1d ext_clk = 'l') T!-:lEN 
IF ((isa_io,,,.,, = '0') F.ND (isa_ae:-i = '0')) THEN' 
:CF (control_act.ive = '1') TEEi\; 
control_register <= isa_data; 
ELSIF (status_active = '1') THE!'J 
status_register <= isa_data; 
ELSIF (field_active = '1') T!iDJ 




END PROCESS detect__port_io_write; 
detect_port_io_read --------------------------------------------------------
This process rr:onitors the pc/10� bus :'.or reaC cycles targeting one of the 
internal ??3� registers (contro2, status, or fie:dJ. 
Qetect._port �o_read: ns.o::sss {ex::_c::.):) 
BEGIN 
IF (ext_clk. EVENT J,.JD EXt_clk = . : . ) THE!': 
IF ( ( isa_ior = '0 · .I .¥� ( isa_aen = '0 · l ) TEE\ 
::_;- (coc.trol_act:.',Te = 'l') 1'S�\ 
temp_data <::c contro:._register; 
ELS:F {sta::us_ac::ive = • :;_') THEN 
te:-r.p_da::a <"" s:.a::,..:s_register; 
E:. .S:? (f.:.eld_ac::i ve = ':' ) :'!"...£:� 
'.:e,'.lp_data <= field_register; 
:sro :r; 
E!\D :?; 
�-@ ?ACCESS detec::_port_.'..o_read; 
map_isa_daca ---------------------------------------------------------------
t<"nen the :lost processor accesses a.':. i:::::erna: ?PG.A register, this process 
p:aces ::he requested da'::a on -c:le pc/:::.;. da:.a b\;.s. Ot.hen>'is12. i '.:. t:ri-s::at.es 
the da::a bus. 
rnap_isa_dac::a: P?.OC.2.S:S i isa_ior. xilinx_io_ac:.ive, r.enp_data) 
BEGIN 
IF ( (isa_ior : '0') },.1:,'D (xilinx_io_acc::ive = '1')) THEN 
isa_data <= te�p_da:.a; 
ELSE 
isa_data <= "ZZZZZZZZ"; 
B.'D IF; 
E!\i-:l PROCESS r ap_isa_data; 
B.4 Brooktree Register Access 
bt_io_process---------------------------------------------------------------
This process co;npleces :::le B!"Ooktree MPU inte!"face rr.1 approp:::-iately 




PROCESS i ext:_cl!-'.) 
IF (ex:._clk'2JE:·r:' MD ext_clJ.: ·:.') 'I'H::.2\' 
IF ( ( ( isa_ior = ';:' \ O? ( isa_im: = · V · ) ) 
;,._:.:r; (bt_io_ac:.i'!E = 'l ·)) THE:;: 
bt_rsl and .b::_rsC mapping is performed cornbi;--,ationally 
(outside ot process) at er.d of file 
bt _rd <a isa_ior; 
bt _wr <a isa :;.o'· ' 
ELSE 
bt_rd <a '1 ' ;
bt _vrr <a '1' ;
ENlJ IF; 
EN!) IF; 
END PROCESS bt_io_process; 
B.S VRA!vl Arbitrator State lvlachine 
\'F_:::,r.; ar:Ci :.:ra to::::- -- - -- -- -- ----------------------- -------- ------ ---------------
The V?.::.1,: arbi:.rator sta::e rr.achir.e d;;picted in Fig-.ire 4. 8 is impla'l'.ented 
ir. this prc,cess. 
??QCESS{ex::_c:kl 
r: (e:c_cl:C • Ev'EN:' .z.:.·::J ext_c:.:.: 
-- arb::.tra::or O.cfo'..-:2.::.s 
arb_s::art_refres:r-_ c= E'ALSE; 





vr a.- ds ::: <= 
vra.Ts...ds::"2 <::: 
• C I 
'0';
',,,." '
c;.sE arb_s:::ate :s 
IF (global_r:.l.'1) TEEK 
arb_state <= sta:.eO; 
ELSE 
arb_state <=o idle; 
D;""D IF; 
vrar:'. arbitrator sta::e :nachi:-,e main hub 
\\IIi::1'\ st.at.eO "'> 
IF (global_rese:::) THEN 
arb_state <� idle; 
ELSE 
IF (bt_hrese;:. =- '0' ) ?H!:Ji 
arb_sta;:.e <� sta:::e:; 
ELS':F ( ( 1 isa_sr.,ernr "' '0 · GR ( i sa_s:r,err:',: 
ND (vYa."T,_acti ,:e "" 'l' ) ) T.·Er;; 




arb_state <= stateG; 
END IF; 
vra.rr. arbi i:.rator si:.ate machine row trar1s£er process 
\':'J'lEN state1 => 
IF (global_reset) THEN 
arb_state <= idle; 
ELSE 
IF (arb_done_rov:_trar.sferl 1:PHEN 
arb_state <= state�; 
ELSE 
arb_start_ro·,v transfer <:ac TRUE; 
vram_ras <= rt_ras; 
vra-r\_cas <= rt_cas; 
vra'l1_.,,.,b.,;;s- <:= rt_�-;h,·e; 
. v.ra..-r1_dtoe. <"' rt_dtoe; 
vra·r\_dsf: <c:= rc._dsfl; 
vra:r;Lds£2 """' n::_ds£2; 
vra.,"T'._add::::-ess <c= rt_ad::'::recss; 
arb_state <=' statea"..; 
DD :F; 
vra'TI arbit:?'.'ator sti:c::e rr.ach:::e row me..,r.ozy cycle process 
\';:--i:E:.>J state2 => 
:F (g.lobal_resE:':.,I THEN 
arb_state <= idle; 
a:?'.'b_sta::.e <=- stateG; 
a:rC_star::_rr;e.- cvcle <=- ??IJE; 
vras-r,__ras <:= rr.err, _ _:ras; 
vra-r._cas <:= ::'£7�Lcas; 
vrarr,_wb,ve <= rr.e17._wb ... 'e; 
vrar:i_dtoe <:= merr._d:oe; 
vra'11_cis:':::. <= me.'TL._ds.:'.'.:.; 
vrarr,._dsf2 <= me:n_dsf2; 
,.r a."L_acidrESB <= rne.e-:'._address; 
arb_state <= state2; 
El\1:l IF; 
El\S :!:F; 
vra':, arbi trato:::- state machine refresh cycle 1 
t·r.r.EN state4 => 
IF (global_reset) THEN 
arb_state <= idle; 
ELSE 
IF (arb_done_re£resh) THE:( 
arb_state <= states; 
ELSE 
arb start_refresh <= TRI,'E; 
vraJrLras <= rEfresh_ras; 
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1.:'riiIU_cas <= 2"efresl1_cas; 
vrarn_1,,h·:e <= rEfrest_'t:i::r,:s; 
vrarr,_dtoe <= refresh_dtoe; 
vrarn_ds£: <= :!'."Ecfrest_ds:"l; 
vrarn_dsf2 <= re:!::resh_ds:":2; 
arb_stat:e <= state4; 
EI,@ IF; 
EW IF; 
vra'1'. arbitrator state mac!'.i:1e refresh cycle 2 
w::.-i:EN states => 
IF (global_reset) Ti-JEK 
arb_state <= iCle; 
ELSE 
IF (arb_done_:refresh) THEN 
arb_state <= state6; 
ELSE 
arb_s::art_re:'.:resh <= TFJ ... "E; 
vrarn_ras <= refresh_ras; 
vrarr,_cas <"' :ref:resh_cas; 
'.rra."T'-�;b,.:e <::: refYesh_wb,:e; 
VYarr,_dto,;,: <=: :::efres::L_dtoe; 
vra."!",_ds:'.'.:. <"' rei:res'.l._dsf:!.; 
vra."'!'�dsf'.:: <= refrest:_ds£2; 
arb_s'::a=s <= state5; 
::::w :?; 
EI·=' .. c.t.-; 
' .. Tac. arbitra'::or s::a::e mac!' ..:.::-:e :re-fres:1 cycle 3 
\·.�r:==:-,; stateE "'> 
:CF (g:'...obal_:rese:.1 '::SC::\ 
ar:O_st:ate <=c 
E::..2::C: 
l? (arD_do::-::e_Tt:"Tes:-'.J Ti.,;:-· 
arb_sta::e <= s�a:.el; 
E::..s:s 
arb_star::_refresh <.= '.:'?.:JE; 
vra.'T�ras <"'- refresh_ras; 
vrarr-�cas <= refrest_cas; 
vra.'T\._wbwe <"' refresh_,ib,,e; 
vra.'T'-dtoe <: refresh_dtoe; 
vrarr,_dsfl <= refresh_dsfl; 
vra'11,_dsf2 <= refresh_dsf2; 
arb_state <= state6; 
E1D IF; 
EN::> IF; 
vram arbitrator state machine refresh cycle 4 
ltlHEN state7 => 
IF (global_reset) THE!\' 
arb_state <= idle; 
ELSE 
IF (arb_done_refresl':) 'I"!':E!.-1 
arb_state <= state2; 
EL:C::E 
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arb_s;:a:r:_refres� <= TR�£; 
vrar:-,__ras <= rE.::::esh_ras; 
vra-r;_cas <= rEfresh_ca:c; 
vra'Tl_t..,b,:e, <= ref:resh_v-•b.·:e; 
vra..-r'---dtoe <= refresh_dr.oe; 
vra'T._dsfl <= refresh_ds:'.:1; 
vrarn_dsf2 <:= refresh_dsf2; 
arb_state <= star.e7; 
EN"!:l IF; 
EN:) IF; 
wait mv:.il hrese::: is inactive- before retu:r :ing to idle 
WHEN stateB => 
IF (global_resetl THEN 
arb_state <= id:e; 
ELSE 
:IF (bt_!"..rese;: = 'l ·) :'HE:-: 
arb_sr.ate <= stateO; 
ELSE 
arb_sr.ate <= state8; 
El\"D !F; 
\'i":C::S� :JTC::S?.S => 
arb_sr.ate <= �a�e; 
BG C.ll.SE; 
E:0 IF; 
£:·a PROCESS arbitrator; 
B.6 VRAl\1 Row Transfer Address Calculator 
ro•::_tra,is:er_address_ca2-c'...i1-ato:!:.'" --- ---- --- ----- ---------------------------- -
\"ihe:r1 t!'.e cor:r:em:s o.: t:J.e s;,..:,: is trans:':E:!:::red into t.he Ri'l·�. a row address 
must be spec.::.fied. The video signa2 is interlaced, mear.ir,g a full frame 
is t:ransmi:.-::.eC. in tv:o .!:ie:ds. One £ie:'..d con;:ains the odd :rows, o:ie field 
co:-,C:.ai::s tl":.E eve:, ro·,,s. '.:i--.is procEss ir.c::re."T,ents a cour..ter b-.,-· t\•.•o fa:!: every 
ro,•: tra..--::s:'er and rese:s ".:.o '.::o::: zero er ro·.1• one a-::. the begir.r.ing of a field. 
row_transfe:::-_address_calculator: PROCESS {ext_clk) 
BEGIN 
IF (ext_clk' EVE!'..'T NB {ex:._clk = '1')) THEN 
CASE addYess_calc_state IS 
'\*!ER idle => 
IF (bt_hreset. : 'C-' ) THEN 
adci.ress_calc_state <= stac:.eO; 
E:...SE 
address_calc_state <= idle; 
EJ:Q IF; 
\')HEN stat.eC ::c> 
IF (bt_vactive = 'l') TE� 
IF (bt_field_es.·en = '0' ) THEN" 
row_transfer_address <= 0; 
IOI 
ELSE 
row_trans::er_adCT'.'.'ess <= 1; 
E?E) :!:.F; 
ELSE 
row_transfer_acidress <= rov:_transfer,_address + 2; 
'£:',;"";:) IF; 
address calc_state <= state:; 
WHEN statel => 
IF (bt_hreset ·o·) THEN 
address_calc_stat.e <"' s:ate:;,; 
ELSE 
address_calc_st:ate <= idle; 
END IF; 
WIEN OTHERS => 
address_calc_state <= id2e; 
EZD c_;s:s; 
28 PROCESS ro·.,.:_transf1:r_aacress_calc..1:.ac.or; 
B.7 YRAJ\1 Row Transfer 
trans::er_row ---------------------------------------------------------------
This p:r-ocess c ... ansfers t.1:e conte::.ts of the SJ\.!.>1 into the row specified by 
the ro�,· transfer address calculator, 
transfer_rov-;; PROCESS ( ext:_clk, ro·,;_::ra.;.s:'.:er_addr-ess) 
v.;_-;:;::.<>3LE ro•,.,_address 
co:-:isT.t.J\--:- tap_address 
S'EJ_LOGIC_VEC'IDR(S DJ�'INTO 0); 
STD_:.OGIC_VECTOR :=. "000000000"; 
ro1t,:_addres:s · = CO:S'V_ST::_LOGIC_ VEC7'0R(rmctra...'1sfer_address:, 9) ; 
IF (ext clk'EVBG· Ji.JD ext:_clk = '1' } THE\J 
-- de.:'a;;lt:. vaJ.:.ies 
rt ras <=: 






. ' . ." ' 
'0'; 
'0';
rt_add:ress <= "OG(;C'COOOO"; 
arb_do11e_ros,.,_trar.sfer <= FALSE; 
CASE rt_state IS 
t-JJE.N idle => 
IF (global_reset) THEN 
rt_state <= idle; 
ELSE 
IF (arb_start_row_tra."J.sfer AJ\:J {bt_capture = '1')) THEN 
rt_state <= stateO; 
ELSIF (arb_start_ro·,,'.._transfer AA;) (bt_capture = 'O')) THEN 
r�_state <= state5; 
E!.83 
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rt_state <=- idle; 
h�E-; stateO :> 
:n:_wb,,e <= · D ' ; 
:ct_dtoe <:= • O' ; 
rt_ds£1 <=' '0' ; 
rc_address <= ro·:.1_adc:tress; 
rt_state <= statel; 
T,.•i:-iEN s:.atel => 
rt ras <"" '0' 
rt_v1b>'Je <= 'O' ; 
rt_dtoe <"' · O · ; 
rt_dsfl <:= '0 ·; 
r::_address <= ro· ... �address; 
rt_state <= state2; 
:rt_ras <"= 'O · 
rt_ad�ess <= ta�_address; 
rt_state <= state3; 
rt_ras <= 'C' 
rc:_cas <: 'S · 
rt_address <= tap_adCress; 
rt_state <= stat�4; 
:·.r::--::2: state� ""> 
rt_ras <= · 0' ; 
rt_cas <::c 'C'; 
a:rb_do::,ec_ro' ... '-tra.,s::er <=- TR'J�; 
rt_state <= id:e; 
\·:r{:2:J O':::'HE?.S => 
rt_state <= id�e; 
EG) CASE; 
END IF; 
El\J'D PROCESS transfer_row; 
B.8 VRAM Memory Access 
vram_access ----------------------------------------------------------------
This state machine cor.:pletes the host processor's interface to the· VF.AM. 
_;;_ll rar:ido� access reads and vrrites to -:.he VRJ..!-1 are handled by this process, 
v:::-a.""lLaccess: PROCESS (ext_clk, field_:::-eg.:sc:er, isa_adcir"ess) 
VAR:AKE rO'.\'_address STD_:...OGIC\"ECTOR( 8 D:r(,JJ:,"TO D) 
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v ..;:,,..�:r.F ..K .. E colurnn_ada!"ess 
BEGI�� 
colunn_address := isa_a6dress(8 :o:·:':'.;r·c· 
row_adciress{8) := fielC_regist.er(li '
row_address(7) ::c field_register { V) 
ro"N_address ( 6) ·a isa_adcl.ress ( 15} '
row_adciress ( 5) ;= isa_address (14) 
ro·,·1_address ( 4) ;= isa_adcl.ress ( 13) 
row_address(3) := isa_adO.ress (12) 
row_address(2l := isa_address{ll) 
row_address ( 1) .- isa_address (10) 
row_adcl.ress ( 0) ;::c isa_adcl.re.Ss(9) '
0) 
IF (ext clk'E\!DJI' _;;.';.']) exc:_clk = .;. ) THEN 
-- default values 
mer t_ras << 











,, � � .. " .. --, •.e,r ��-�v�·.�·_, 
2.,.b_do:1e_rra:r:_cyclE <= F.i'.<.I.SE; 
isa_chYdy <= ':;_' ; 
c..:. .. s5: rr,e.-:t_state :CS 
\·J:E:-: idle => 
'C' ) OR ( isa_srr,e:rr.-; = 'C' ) ) 
.:.1-::J (v:rarr'-act.ive = 
l:',err. state <= s:.a:.eG; 
LS� 
rr,err..._st.ate ...:;= :.Cle; 
::,;;.::::-: s::a::e·J => 
:C? { g::.oba::._rese:: 1 :-;.;::::::-: 
:;.e:T,__st.ate <=' id::.e; 
ES� 
isa_chrdy <= 
!':',en-,__adci.ress <= rm·;_acidress; 
IF (arb_start_rnem_cycle) TEEN 
me,�_state <= statel; 
:SSSE 
me.'T;_state <= state'.J; 
::::h1D IF; 
E:-D IF; 
WHEN s::ate: => 
IF (global_res,s-:::} T�EN 
mern_state <= idle; 
EI..SE 
isa_c'.1.rCT}, <= 'C'
rnern_ras <= 'C · ; 
merr._:adcl.ress <"' rox_add:::ess; 
rr,=,_stat.e <::c state2; 
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l.1E2\ s-c.ate2 => 
IF (global_reset) THEE 
ms�1....state <= idle; 
ELSE 
isa_chrdy <= '0' 
menLras <= · G · 
mem_address <= col1.L�n_aaaress, 
mem_state <= state3; 
IF ( isa_smem,: = '0' THE;: 
merr,_wbwe <= '0 '·; 
E!\"D IF; 
IF (isa_smerrx = 'O' 




rr,e�sta'.:e <= i2le; 
isa_chr:.l}, <= 'C' 
.mer:',_ras <= 
me..'T._cas <= 'D' 
THEN 
me.� acaress <= c;:,:;_·...Ys!":_a·qnress; 
rrem_sta'::e <"' s:.ac:e4; 
IF (isa_sr,,e;r;,; = '0') ':'H::::.; 
me:r._wb·,;e <:oc ' C ' ; 
�-:i IF; 
.er (gl.obal_rese:) :-H:::r,; 
me�_sc.a:e <= id:e; 
E:.s:s 
r.e:n...._ras <=
men\_cas <= '0' 
IF ( ( ( isa_sm2:nr = '0' ) OR ( isa_smemw = '0') ) A.l\i1) 
(vram_active = 'l'J) T.HEN 
me.�,_state <= state4; 
ELSE 
me.�_state <= state5; 
EN� IF; 
IF ( isa_smemr = ' O ' ) TES-( 
mer:>,_dtoe <= '0'; 
�ill IF; 
\·JSEN state5 ==> 
IF (global_rese:.) !?.�1 
rr£,,"T.__s:.a::e <"" id2.e; 
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VT.'"lEN st:at:e6 ='> 
IF (global_reset) ':':-!EN 
me:!':_state <� id2.e; 
ELSE 
me.-n_state <= idle; 
END IF; 
arb_done�rr,ent_cyc2-'"- <= TRUE; 
\'JHEN OT:cl.ERS => 
mem_state <= idle; 
arb_done_,'T,fu'T�cycle. <= TRUE; 
Erm CASE; 
�8 ?ROCESS ·:ra-n_access; 
B.9 VRAJ\I Refresh 
rtfres!-. ---- --------------------- ----------- -------------- --- ---- -- ---------
?.e:res:-:.ir:g c: :::-le capac::.::�\.·e me:r.o::.-.,· ce:.,:s is per::':o::.:r.ed by c.l:is process.
T!"le specific cyc:Ce ".lsed .'..s ::r'.e cas-be::ore-:ras auto re:!:res:: cycle, w!li.ch 
a·.1::0:r.a::ica.:.ly keeps ;:::::-ac;,; ,:;::' ;,,ta:: ::o-.·: it is re:'reshi�g. 
ad6.ress C'eeds ::c be prc·\·ide:i. 
refres;;: 
BEGJ:J,; 
::: (ext_clk'BlD,"7 .l.J·:::) ex:: cl;.:
-- de:'a1..:::::: va.J.ues 






:refresh_dsf2 <= :·; 
arb_dcne_refres!:", <"" ,:_;:,.2.;sE; 
CASE refresh_state IS 
t·JHEN i..dle => 
IF (arD_start_refrest) T:J::::..:; 
refrest_stat.e <= st.a:::eO; 
ELSE: 
re=resh_st.at:e <= idle; 
END IF; 
1:JHE!\ s:::-ateD => 
re::':resh_cas <= 'C' ; 
refresh_state <= state:; 
\·[>-JEN Stat.el => 





VJ-EI;; sta:e2 => 
, r' . 
0 ' 
<= state2; 
refresh_ras <"' 'C' ; 
ref.resh_state <= state3: 
1,JHE.!\! st:ate3 => 
refresh_ras <= 'C'; 
refresh_state <= state�; 
l'JHEN state4 => 
N'JLL; 
2·efresh_state <:= state5; 
1iJHEK sta-:e5 => 
ref,:esh_st.ate <::: stat:e6; 
\'IEE:� sta::e6 => 
arb_done_refres� <= TRUE; 
refresh_s::ate <= :dle; 
nEEI\ O?riERS => 
refres�_state <= idle; 
SCT:: ::!:F: 
El'S ?SOCE:SS :::efresh; 
B.10 Address Space !\lapping
check_fc:::_active_address_space --------------------------------------------­
?'.1.is process sets or resEct5 variO'..lS flags t:1-,at i.:11;1'..cate what part of the 
me:wry an6 por:: address spaces are bei:-:g accessed. ':'hese :flags a:ce used by 
rran:,r of the s::ate rr.ac.!-.ines i:-. this design to trigger state tra.>;.sitibns. 
c!,eck_for_ac:ivs_aaoress_space: PKQC:SS.':(ext:_clk) 
BEGrn 
IF (ext_clk'E\i'Ei\"l' �:JD (ext_clk = 'l')) THEN 
IF (isa_address = co�trol_register_acidress) THEN 
control_active <= '1' 
ELSE 
control_active <'=' '0'; 
END IF; 
IF {isa_address = status_register_adciress) T;,JEN 
status_active <= 'l'; 
ELSE 
status_active <= 'O'; 
�"";) I:F; 
IF {isa_address = field_reg�ster_address) THEN 
fi.eld_active <= � ; 
E0SE 
fit"old_active <= 'G' 
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:F (�sa address = b"'.:_add_reg_adci2:ess) TEES 
bt_adQ::.·ess_acti ,:e <= 'l , 
ELSE 
bt_address_active <= 'O'; 
END I?; 
IF (isa_address = bt_data_reg_address) THEN 
bt_data_aec:ive <= '1 ·; 
ELSE 
bt_data_active <= 'O'; 
&W IF; 
IF ( (isa_address cont:rol_regiscer_address) OR 
(isa_add:::'ess = status_register_address) OR 
(isa address = field_register_address)) THEN 
xili:;x_io_active <= 'l'; 
ELSE 
xiliYlX_io_active <=: '0'; 
lF ((isa_address = bt_add_reg_address) OR 
(isa_address = bt_data_reg_address)J T"rlEN 
bt io_active <= •:;_• 
E:.SE 
bt_io_ac:.ive <= 'f'.' 
IF 1 (isa_address contro�_re;rister_aO.dress) OR
( isa_address status_regis:::Er_addrEss) OF. 
(isa_address = field_regis::er_adOrEss) OR 
( isa_aCciress = bt_adci_reg_aciciress l 0?. 
(isa_address bt_data_reg_address\) ��:;::::, 
por"'.:_:i..o_acti\·e <cc '1' 
EC.,S:i:: 
por::_io_accive <= 'O' 
£:.'\":) IF; 
lF (isa_address(lS 
vrai-:-i......active <: 'l'; 
vra,,__ac,:ive <= · C' ; 
E::'8 I?; 
me:no:r-y _sEgment) THEN 
E:C PROCESS check_for_ac:.ive_address_space; 
B.11 Combinational Logic
combinational signa: mappings ---------------------------------------------­
isa_chchk <= ·�·; 
isa_irq <= '0' ; 
isa_drql <= '0'; 
isa_drq2 <= '0'; 
isa_drq3 <= • O' 
isa_endxfer <= 'l' 
vrarrc._sc <= b:-_aci:.ive _;IO b,:__clock:; 
vrarr,_se <= 'D' ; 
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b::_rsO <"-' 'O'; 
bt._rsl <"' isa_adciress (Ol
bt_pixe�_en <= 'O'; 
bt._vtu_en <:::c '0'; 
bt_reset <= NOT(isa_breset); 
bt_tck <= isa_osc; 
bt_tms <= '1'; 
bt tdJ. <:e; 'l'; 
El.\"'D irnage_capture_archi teec:.1.:re; 
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APPENDIX C 
ALGORITHM SOURCE CODE 
The following C++ code provides driver software for the ECE 3 J J image capture card, a 
basic command-Jlne user interface. and the sofnvare implementation of the autonavigation 
algorithm. The code was developed using Borland C++ 4.5. 
C.l Top-Level User Interface
mair,_�e.."'lu. cp:;:.
':'!'.is ::':ile co::::ains address rr.app::ngs ar:d a s�:eleto::-J user in:::.erface for
co::rt.r:::,::::.ir,g ::h"' c;,e:::-a::io:: cf :::.:':.e :::cc ar:C ::.rr.agE:-p:rocessi:19 sof::·.,.,,are.
�inc:ude <st:dic.�> 
#-inc2uCE <co;;ic.h> 





#-::.r:_c: '-.lde "buggy. �" 
?incbde "direc.!'." 
i ,' .t-.dd:cess mappings for ICC regis::ers ar:ci :r..err.ory 
unsigned cont:co:i.Register = '.::dS-'.:; 
ur.signeO sta�usSegister = Ox.3B:; 
lL"1sig::ed field.'<.egister = Dx3:22; 
i.:::.siw,ea v.ra'.L·1as}:..."'i.egist.er = Cx3 83:;
D....-ris:'.gned btAddressRegister = Cx35E; 
ur1signed btControlRegist.e:::- = Ox3 B?; 
volatile ur.sigr.ed char fa.r *m,s--nor.1 "' (unsigned char far ") OxD-JDOOOOOL; 
/ I Address mapping for VGA ca:::-ci v:::-a,, 
volatile unsigned char far *display = (c:.::.signed cha:r far ") Ox.!"..00:)00COL; 
I/ Global variable contair::ir.g currem: :cc vra,. field 
unsigned 3-nt bank; 
void mair,J,t,er:.u ( J ; 
'i 1':ain p:::-ogra:r, 
v03-d main() 
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'.' Va:i::i.able declarat:io:-:s a:-:d i:r.itia2-iza:::ons 
ct:a::- ct:cice = C; 
ban::= c,; 
Config:..r-2 COM2 v::t:1 co:--re.c:: co::n'..l:-" ..:.cations stt:ti:r,gs 
initCom?o:i::t2(); 
If Display tit:le aYld ,:e:::s'.:o::; infom.a::ion 
printj ( "\n\n',·Jelcome to the Lab:1at:e Visual Autonavigation Project! ! \n'') 
p:::intj { "Vers:.oc. l. 0\c.\n"); 
printj ( "Press 'm' at ar:y ::ime to display the curre:it me:!1'..l\n\n'') 
// Initialize Labmate 
pri!ltj (''Press Any Key tc, :r.:.t:ial:.ze :..abr;;ate Robot'n"l 
getc:1 ( J ; 
p:::-ir::::j ( "'Se::t::.::g Velocity ,r:" 
se.::'.Jo;locity{l8'.), lG'Cl; 
pri:::.::j { "Se::: ir:g _::.ccele:::-a::o:: 
se:;;,_cce:.;;,ra '::.'.. v:: ( l G i), 
1>'.a.i:: prog!·5..� loop 
do { 
:Ji.splay :nair: mer:;.; ar.6. fet:ch use:>:: inp;.it 
rr.ai,.:,:e:1,.:. ii : 
pric.tj i ''> 
c!:oice- = getc:1 () 
p:::-.:ntj ic::!c,:.ce.J 
ca::.:. t:'.",e appropriate :::r:ctiO':', ::o '.'1.ar..Cle :.tse:::-·s request: 
s·::i.: c:::. ic!'.oice'. 
case g:::-ap:-:::..cs':'op ! ) ' l):::-;c.-\,-, -""···
case ' - ' xiL:-£·op'.) ' break; 
case I:,> b:!'.'ooktree':'op () brsak; 
casEc ' vra."T.':"'op 1 b:ceak; 
ca.se <" . capt:i.:.re:::·:::,p ( .\ breair..; 
case 's' processTop () break; 
case '7' manual Top 1) ' break; 
case '8' au':orna':icTop () break; 
case '9' modD:.rVits () ; break; 
case 'c' clrscr() ; break; 
cast 'X' printj ("Eye'.\n\r.") break; 
) 
while (choice!= 'x') 
/-' }la:'..n r.,e:1u f·u:,cc:ion 
vo:.a mai:J1'!e:-:,:.\ J 
Ci.splays pr:'..ma:::y fu:1ct:io:1s available to user 







Grapt.ics r,;en,_;\:;-:,." l ; 
Xilinx 1":en'..l ·, :-, ·· ; ; 
Brook;::ree 1''.e:r-1'-.::" 
VR:c.J,; Me::w \r:" l ; 















I::-.age Process:'..:1g 1'lem.:\r.'' 
Ma::n.:al }Javigation\r."); 
A:...to:natic Na,:igation\n"); 
1,;od.:fy Directior. \·Jeig::::ts\n") 
Ex.: t Prograr:-.\:1\::" J ; 
C.2 Common VRAl\1 Data Transfer Functions 
co=:o::�cpp 
T!;.ec fol:owi:-,g ::U!lctio:1s arE •..:sed to rr.ac . .:p'.llate and .move blocks of data 




?a::c::.::.o:-: pro:.ot:,'Pe de2:C.ar2:.:'..oc.s 
u:-.s.:g:--ced c:}ar prope::?ielC. ( .:::::. ' ; 
SEts VG.=:. ca":d :o:r 32:x::�: :.se cclc:;: g:r2p:"".ics 
voiC. grap!":;ics:-:odi=c (·..:.."":!s:.gneG ' - - ..,-.o""' _, 
a:-:, rrode 
as::--. 
r'il2.s a b:.oC:C: o:'.: VG.-:... \·:::-a-:-. ',·:i::� a giver:: \·aluE, data 
void disp:.ay�:.od;(int ro·s:, i::-:::: col0, irct rov: , in:: coll, unsigned char data) 
iTJt i; 
in:: j; 
uc.s.::.gn.Ed in:: displayAddress; 
for (i a rowJ, i <• ro,,,1, i,+) ( 
for (j =- colO; j <= coll; j-'-+) 
displayAddress = 320 * i + j; 
display[displayAddress] � d2ta; 
I/ Fills a block of ICC vra-r, v:ith a given value, data 
void writeElock(int rowQ, in:: colO, int rowl, ir:.: coll. unsigned char data) 
inti; 
int J; 
ur:2igned int address; 
unsigned cha:;: field; 
u�signed char testField; 
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:!:ield ""' inp(fie2.dF.egister_\; 
io.:r (i = rmr'.); i <= ru,,:; i--r) 
for \j = colJ; j <= co::; ]-�) 
add!:-ess = (512 � i + j); 
testField = properFie::.d{i) 
if (field l= testFieldl 
outp (field.."<.egister, testField) 
:!:ield = testField; 
ms;nory[ (ur.signed ir.::)addressJ data; 
/ 1 Reads a blocl.: of da::a :!::rn:T. t::le ICC v:,:a.T .
.1.n:.:. ::;; 
c::r.s'.:.g;-,ed address; 
u:r.s::..gneci c:1o.r field; 
for (i = :?:u,:�; i. <= .:rm·::.; i-..-) 
for (::! = col'J; j <=- co::.:..; j-,.+J 
add:::ess = (5:Z * i - j); 
te-s::?.:.e::.a = proper?::.e::.d ( i J 
"� i=:e:a !=- tes:.:.?.:.e:..d) 
o·..i::p ( :ield..-i;:egistE:r, t:es'.:.Fie2.dj ;
field= test?ie::.C;
pr:i.c.:::; i' "); 
pri::.-::j (::'.er:tory I Jw1s::.g::ed int.) address]); 
prin-:j (" ,r; ') ; 
!1oves a block of data f:::-or.: the ICC vra,, to the VGA vrarr.
void rnove:Sloct:(::.r.:: rowJ, i:.:: colO, ir.t rowl, int coll) 
irn: i; 
;_� ..; . -'• IL.. � ' 
unsigned char field; 
ur.signed char testFie:d; 
unsi9r1ed frit vramAdfuess; 
unsigned int displayAddress; 
fi.elC = inp ( field..><.egist.er) ; 
fo!"" (:.. = rowO; i <= ro;,:l; :..+.c) 
for (j = co:O; J <= co2-l; j..-+) 
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-------- ·- ------------------- -·· 
} 
vra,Adfuess = (512 ... i + j); 
testField = properField{i); 
if (field !� testField) { 
ou:_p ( ;'.ield.�eg:.ster, -ces::Field) ; 
field= testField; 
displayJ'iddress = 32Cl * (i - rowO) + (j - colO); 
display[displayAdcr'.ess] memorJ[vrarrAddressJ; 
I! Ca2-culates the field m.1.rnbe::; for a given row 
i..:r.signed char properField,(im: row) 
retur:1 row I OxSO; 
C.3 SBC1386 COJYI Port Initialization and 1/0 Functions 
1 ,' 386ex.cpp 
The fo2-lo'.d::::.g £:unc::io:is initialize the COM pores on the SBCJ..386. Characr..er 
input. a:,d ou::ps..:t fu.'"lctions a:?:"e also pro':ided. 
co:-:1 ?..egister J:,dfuesses 
1..;.':1signed r:,::_,'j Cx03?S ; 
'J...':.Signeci D:.:-:2 a OxC:3?9 ; 
c!!lS::'..gned LC2J a DxG3F:2; 
t::1S:i..fr.]EC. LSS:0 a OxJ3F:O; 
unsig:-,ed TE?..G a Ox03F2 ;
=signed RE?.0 OxCl3F2 ;
CO!-'.J Regisr..er Adfuesses 
c:nsigneO :;)'' 1 a CxD2FE ;
W':.signeci DLH2. Ox02FS; 
u:::.sigr.:ed LC:;;.: a Dx02FB; 
ur:isig:-::.ed LSF.J. a OxC:2.?:J; 
unsigned 'TE:F.1 OxG2?2 ;
unsiWJ.ed RBRl a Ox02F8; 
// Initialize COM2 to communicate with Labmate robot 
void initComPort2(} { 
outp{LCRl, Ox83-); i I No par.::.ty, 1 stop b.::.t, 8 data bits 
outp(!)Lh:., OxDO); // Set baud rate at 9600 
outp{DLLl, OxOC); 
outp{LCRl, Ox03); 
/ I Poles COM1 for incoming data 
unsigned char com:::nputl() { 
/ .1 \·:a.it for receive bu:£er full 
whi:.e ( (i.r.p(LSRO) & {ur:sig:,.eci char) 
Ji Read dc.ta from receive. buffe:::-
OxJl) C); 
I 1-1 
ret'..lrn inp \F.3?:2) ; 
!/ Poles COt-:2 fo::: inco;:".it:g data 
unsigned c:1ar cominpt:::2 () [
/! Wait for receive buffe:::- full 
while ( (inp(LSR.ll & (unsigned c:1a::::) 
If Read data from ::::eceive buffer 
return inp(F3Rl); 
void comOutputl(unsigned char data) 
OxCll) 
I I Wait until transmit b"dfer is empty 
while((inp(LSRO} & (ur-,signed char) Ox:O) 
/ I Output data 
outp('I"BRO, data}; 
) 
void co::noutp'.lt.2(unsigned char data) 
, , 1::ait until t:::ansmit Du:.£er .is Ec:rp:::; 






':'he fu..":.c::io:.s i:1 this fi:.e o;_;_:tp'..::: tex::: da:::a ::o COJ-'.'.l by calling comOutputl ( J 
as r:teedeci. ;._].::hough pri,.t::' :-iorrnal:'..y ou:::puts data c:o cmt1.. on the SBCl386,
;,;:1sn a VG!'. card is cor::.ected ::o ::he system, sta:1dard inp,. ;t./output is 
/,, red:!..rect.ed to t!1a:: devictc. Usic::g pr:'.:-.:.:; gaurar:::.ees that all text. messages 
·,.1i2.l be sen:. to t:!1e dumb ter.n.:na: via COIG.
-i>i:-:c:.ude <cor:io.h> 
#ir.c:ude <stdliO.h> 
/ 1 Funct.ior: proto:::ype cieclarations 
U..'1.SiQTied char cor:ve:r-t (:..L'1.sigr:ceci c:har); 
I! Outpu<.:.s a nu:ll tenninated charact'er strir:tg to COM: 
int printj(char *da::a) 
for (int i = O; dat.a[i] '"' (c!1ar) '\C'; i��) 
comOutpu::l(da::a[ill; 
if (data[i] =:cc '\r.'; 
co:rc;Outpui::l (OxO�;; 
return i; 
I I O:..ic:p�ts a single signed chal"acter to C0:11 




/ / D:'.splays a bina::.-y ,.;.._-r;signed char as a :::,,'o .Z1.SC:I digit hex rrJ...-nber 
void prim:j (:.msig:i.ed cha::. · da:::a) 
unsigned c':la� high; 
unsigned char low; 
lm: = data & OxOF; 
high= data/ 16; 
low = conven: ( low) 
higJ-. = convert {high) 
co:mOu:.p,.:,t::C (:l.igtl}; 
co;J'frc1:::p'..::::: (:m:) 
/ 1 .:::iisp:Cays a bi:-,ary :.msi.g::;ed �x as a :f:o'.:."!:: ASC"Il -digit hex m,--'-rit:>2r 
void pri,.:::j (·.i:::sig:i.sd irc.t Gata) 
unsigned c:har bi 3:; 
o_::-:signed cha::: p:::-intit; 
.:'g (int i = J; i <= 3; :>·-) { 
n:::..J = data & ::::x:::JG::C; 
da:.a da:::a lC; 
::csr (:'. = 3; >= O; i--) 
i,. (b:::_: '.= 8) 
print.it: = .,_; 
1£ {pr:'.n,:i: == .:; { 
co:�-.:::<c::::p:.:t:. (co::ver::: :c :i �) 
,.,.. (p:::-int.i;;. -- G) 
co;-rOutf)'S:..tl (' O'); 
/ / Displays a bina::.-y unsig:ied long as a 12 ASCII digit hex nur:iber 
void printj(unsigned long data) f 
u..�signed char b[ll]; 
w�signed char print.it; 
£0:.c (:'..r:.t i = C; i < ll; :>+) 
b[i] = {t:!csigr:ed eta.:::) (dat".a % Cxc.:. ) 
data dat".a / OxCA; 
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printi t = 0; 
:or (i = J..O; >= O; 
if (b'.i; '.= OJ 
print.it = 1; 
} 
if (printit == 1) 
' ' --- , 
comOutputl (conve:::-t (bli]) l 
} 
(pr.ir.tit == 0) 
coMOutputl('O'); 
/ i Disp2.ays a floating poi:11:. m.unber 
void printj(float data) { 
c!"'.ar buf; l5 \ ; 
gcvt(data, 7, b:.:f) 
pdr::tj (bt:.f); 
ConvErts a :Oinary r,l:!l'bEr to :.ts .::..sc:: Eqt:i·.�a:e!lt 
'..:nsigneO cha:r co::vert (·.:.nsig:,.ed char Os:.a; 
if (data < :,>:J;.J 
data = data + Ox3:; 
else 
data = data - Ox3i; 
ret·J.r:-, data; 
C.4 Labl\1ate Commands 
b..1gfr.,'.cpp 








/ / Global va:::-iable declarations 
u.�signed char repeatChar = D;
/ f Execu'=e.s a tuYr:. by !1.'lGC d.:;gyees abu..:t a radius o:: y mm 
voici relotiveTurr;(J..ong h, ::0:19 r) 
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u:-:isigned c:).ar bytes Ir, c c. a, 
unsigned c!"iar bytesO"J.t c ' ."• 
u::.s::gned char comr.a.'1d3yt.e c ,,
ur:.signed cha::::- h.'1i; 
ur.signed c::la::::- t.lo; 






if (h < 0) 
h = h -t 65536; 
I'l:i = {unsigr,ed char}(� 
!':lo = :: { . .256: 
E5536; 
r:.o r % 256; 
256) 
Calcula::e CD.ecksurr. a.-::d separa:.e into t.i a.rid lo·.,, bytes 
cs = repea:.Cho.r ..- bytes:!:::; - b:,,'::.eso-..it: ..- corrruandEyr:e + lthi - hlo + !'hi + rlo; 
if { cs < 0 1 
cs = cs - 65536; 
cslo cs %. 256; 
:-landshaJ.:e 0.d :.:h the :..ab:c.2.::e 
s:.atc.:s = co:.,:::r,put:2 (); 
;c (statc.:s 'd')
prir.tj ( ":..a.b:r.at:e Com:r:J.:::ica::io:-:s :'"'a.::.:_.,.11:et \::.?rogra.e: ;.;a}::-ed. · ::1" 
co:r.Ou::putJ (repeat.Char++); 
com0u:.put2 (byces:!n); 
comOutput2 (b::,· ':.e.sOu;::); 







/ f Executes o. ::o:::-,.;ard or bo.clv..;ard disp:aceme::t o:' (s) m:7, 
void po::'_:-:tio?oir:tGo{long s) 
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uns;;.gned char bytesI:1 = G; 
'.lr signed c":',ar bytesOut. = :,_: 
1..:...'ls:.gr,e-d d::ar c0m:nandBy'.:e = 5; 
uns.::..gned c}-,ar shi, 
unsigned char slo; 
unsigned c:Jar cshi ; 
u;1signed char cslo; 
unsigned c:'1ar status; 
long cs; 
if(s <O) 
s ""' s + 65536-; 
shi (-:.msigned char) (s / 256) 
slo = s%256; 
ca:c-:..:lat:e CJ--:ecksu.,n ac,d separace i:1':o hi a'ld low by::es 
cs "" repeatC!:ar .,. bytesI:: - bytesOut .,_ co:rrr.an'"'Pya:e .,. shi + slo; 
(cs < Dl 
cs = cs £5536; 
cs::.o cs ii.: :SE; 
co:,c.:::pc:t:C \ 'D' J; 
sta:.i.:s = co:-:-.2::19-.::.:C ! ) ; 
;"' (s::2.::c;s ==- 'd'J t 
25E) 
pri.:r;: : , ··:.abc..e:::e Co:r:c:-.:,".:ca::ior.s :a_:_::__;'.!'.'e: \n?rogra.°"' na:ted. ',n") 
·,:;";ile(:);
co:-:-D-.1:.p",Jt:.:: (repeatChar--i 
co:r:-:::· . .:.-:.pu::2 Cb.,,c.es:::) ; 
corrD. ::.p:.:t.2 !'::iy::es::J;.;t); 
cc:-;-,'.)-.;,-:;p,,.::-.2 { co:rrr.ana3yte J 
co:r.Cli..:::pu:::2 (sh.:); 
coni)..::p:..:::.2 (s::..o); 
C0:'10'..l:::p;..:t2 ( cs:.i.) ; 
co:-:-Dutput:2 {csl.o); 
// Sets the sta.-,dard (v) and :urn {t) velocities 
void setVelocity(�ong v, long t) { 
u;,signed char bytes:1::-i. a C; 
urcsigned char bytesOu: a 5.; 
u:1signed char comnands:i ·te a 17; 
unsigned char vhi; 
unsigned char vlo; 







if (v < G)
v a v • 65536; 
) 
vhi a (ur:.signed c!'.ar) (V 25E) 
vlo a v % 256; 
if (t < 0)
t a t • 65536;
) 
thi a (unsigneC char) (t I 256)"; 
tlo a t % 256; 
ff Calculate Checksu.� a'1d separate ir.to hi and low by�es 
c2 = repeatChar + by'::es:In + bytesOut ""' cor:ma-:-',d3yt:e + vfli + vlo -+ thi + tlo; 
; " (cs < Gl 
cs cs+ 65536; 
cs::_o cs% ;:::6; 
co:.Dut.p'..ir::2 ( · :i · i ; 
st:a'.::'.lS = co:r:3:r.put:2 ( l 
'"'" ts:.atus ""'"' 'd' l 
256 ! 
p:rir:c::; ( ":..ahcia::e Co�,':.lr..:.ca;:.::.or.s Fai::.urEl \n?:rog:ra,--:-, Halted. \n" l 
whi.:..e {::. l ; 
co:rDutpu::2 i rEpicca::Char ... -1 
comOc:.tp'. .. r'::2 (by'::esI:-.i i 
cor:Dc:tp':.lt2 (by::esOut) 
com0utput2 (comr ,a.'1.dBy::E l 




co:n0,J.::p'..:t2 i cs::.i \ 
cc:r,,Jutput2 (cslol 
/ I Se::s t.he s::a:e.da:rd and tu:::T1 accelerations 
voici setAcceleration(long a, long t) 
unsigned char bytes!n a O;
unsigned cha:r by;:esO;.;t a 5;
U.'1Signed char co=iandByt:e 18; 
unsigned char a:hi; 
unsigned char alo; 
cu1signed char thi;
unsigned ct:.ar tlo; 
unsigned. c:S.ar cshi; 
UT1Sig:i.ed char cslo; 
unsigned char sr:a::-,.1s; 
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;..c \a < t_,) 
ahi 
ala 
a = a  ... 65536; 
(unsigned char) (a 
a % 256; 
if(t < D) 






char) (t / 256), 
J / Calculate Checkst:..TD and separ-ate into hi and lmv bytes 
cs = repeat.Char- + bytesI:: + by"tesOut + corrrna."1dByte + ahi + alo + thi + tlo; 
if(cs <O) 
) 
cs = cs + 55535; 
cshi = Ja.T"Js:.gned d:a:c) (c::c ' 256); 
cs:o � cs% 25E; 
co:,Dutput'.: ( ':J'); 
sta::us = co:c,!r.pu::21 l 
;-" (st<:a::us =::c 'd'l 
co:...:•-.:tput.2 (:::"epeat.Char-- _: 
conO:.:tp'.lt:: (!:iyteEI::); 






C.5 Graphics Control Subsystem
/; gYaphics.cpp 









void graphics!•le::1'.l I J ; 
\'Oid colorEarFalette(); 
void video?a2Ette(); 
' Graphics user interface 
void graphicsTop() { 






! _, !lisplay graphics menu
graphicsMenu\);
do {
1 / Pro�pt: user a.."'1d •,.,ait ::or i::1put 
pri::1tj ( "G:·1> ") ; 
choice = getd:() 
pri:-:::.j (.::hoiceJ 
printj ( '' \-:-:: '') ; 
Execc:::e :.iser 's :ceq..;eEL 
s·.,:i<:c;1 (choice) { 
/, Se:: g:::-ap:lics rr:ode to 32Gx::-c: 25E colors 
case '1' 
graphicsJ:.Jode { '.:xl3); 
pri-:-::tj ("\n.No,; i:1 Grap!'.ics Mode 131:\n") 
break; 
Set graptics ::-.:::de to text: 
case '-;' 
graphicsr-:ode { OxG: l ; 
pri::1tj("\nWov: ir-. Text !'.ode :Cl:>n"); 
break; 
SE.:: g:::-aphics ::-.vde to user ir:p·...:t 
case 
prcr.t" f"\nC.ote,- �esired Grapcios !<ode, ") 
sea.-::': ( "%x" , &cnoie l ; 
;,:c-aphics!'1ode (;r.ode l ; 
p!:i.r-xj ( "Km,, i.:: G!:aphics 1,;06.Eo "J; 
pri:c.tj (mode} ; 
printj (" \n\.r:;"); 
break; 
// Display VGA co::.or palette 
case '4': 
sho•,1Palette () ; 
break; 









'i Cop::{ upper :.Eoft: corner of ICC vra."11 to screen 
case '7': 
mo·.,eo:.od:(O, C 199, 319); 
break; 
/ I Copy user spec.:.fied b:.ock a: ICC ·.·:car:i da::a to scree:1. 
case '8' 
printj ( "\nEnter block disp:.ay coordinates (rO, cO, rl, cl) : \n") 
sca.r:if("%x %x %x %x'', &rowO, &colC, &rowl, &coll); 
printj("\n\n"); 
rnoveBlock(ru,,·J, colO, ro-,:1, coll); 
bncak; 




Ii Display graphics menu 
case 'm': 
graphics!l,en-:.: ( J 
break; 
! I D::.sp:ay grid of 2';.f co:.o!"s i:: VG!-. pale::te
·:oid sl::::i;.:Pale::::e {)
::.:-,t x, y, co:o)'.' = ,.: , 
for (y = C; y < lE; y.c+ 
cc:or); 
foy {x = O; x < lE; x--, 
displayBlock ( i: y, 
color"'--; 
- X, (y .. :1 20 "' (X + 1)
Nod:.fy ·,·G.::.. pale::te '::.o properly ci:.spl,ay 3rooktree cola)'." ba)'.' ces,: patteTI: 
void cc-lor-3a!"?alett:e \) 
I/ EL'.J::: 
asm mov bx, OxCO 
asm mov ch, 0
asm mov cl, 63 
asm mov dh, 0
asm mov ax ' Ox1010 
asm int OxlO
Ii RE;)
as:-r. mov bx, OxB:c;" 
asm mov ch, 0 
asm mov cl, 0 
asm mov d'1, 63 
asm mov ax Oxl010 
asm i.n>: cx:c
f! GREB: 
asrr. mov bx, CxCl 
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asrr, rnov ct, 63 
asrr. r.-.o\.- cl, C 
as!':" rr.oy dh, 
as:T, in:: DxlD 
II Set VGA palette to 25E gray scale 
void videoPalette() 
outp(Ox3C8, 0); 
for (inti= 0; i < 




j < 12; j+'+) 
(unsigneO. char) i l ; 
Graphics subsys::ern rr,en'.:.. 
void grap'."".ics�·Ie::.':' {) 
print:; ( '· ··.c;SC�31: !:c.age Card Ueb·.1;,ger 
p:::i::tj ( "l. Grapf'.:'..cs !•'.ode :2'."".\;1") ; 
_;:::!'.inc.j(":Z. Tex:. r1ode\::"): 
prin:j ( ""O 
pri_nt.j(".:.. 
pri:::::j("5. 
Graphics r,:oOe (User 1:-,p:..,r.i ":::"); 
�ispla:,' co:.o:r- ?a2e::::te\n"); 
Set VG.Z•. PaJ..e: ::e :or co:or 
primj("E. 
pc:intj("7. 
Se: VG}·. Pale::te fay ··.0.id-sc, :np'--1::·n''); 
prim: ("3. 
Display Upper iJe'.:t Cor:-::er o: \i'K::.l·1\:::") 
!)isplay VR.::...:-: Co::::en::::s \l"'." .: : 
C.6 Xilinx Register Control and Diagnostics
! ,. xilinx. cp;::,
T'."'.e follo-,:i:::g :':u:ic::ior::s a:.:o•.,; use:r acces£ to ::he internal control, status,
a.-:d :'ield registers in ::!'.e F?G.'-'.. They a:so p:rovide a r::..gorous tes:::: func::ion 






-': Function proi::otypes 
void registerBrutalize[J 
void xilirD,:1'le::u 1; ; 
// Xilinx utilities user ir::terface 
void xilinxTop {) 
char choice O; 
unsigned char data; 
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1, Visplay x::.Er:..x mer;:"' 
xil inx!•1<=r::J. ( ) 
do 
/ I Prompt. user a'16 wai': for ir.p·..1t 
print] 1 "Xr-1> '') ; 
choice = get.ch(); 
printj(choice) 
printj (" \n''); 
I/ Process use:r- · s reqJes:: 
switch !choice) 
J / 1.'/rite data to control register 
case '1' 
printj ( "\nE.'l.ter a contra: byte: ") ; 
scan£("%x", &data); 
0'-1':p(cor,trol?.eg::..s::.er, data); 
data � inp(cor,::ro::.�egisteri; 
printj (" '.r:Co:::::rol Regist.er read back as ") ; 
pri:::::j {6ar.:a); 
printj ("\:n\!"'.'' i; 
breaf.:.; 
;c:.:::c:::; ( "\nE.-:.te::c· a sc-a::c:s D"Jt.e: '' J 
sca::£{"%x", &ciat.aJ; 
oc..::t.p (s;:atusReg::..s::>=r, Oat.a: 
6a-::.c:. = inpista':'...sFegist.erl 
pr:.r:tj { '' \nSta:::.:.s F.egist.er rsa6 bac:.-. as 
pri,,t.j {dato:: 
pri:::tj { "\r.\n·' :, 
break; 




dat.a = inp ( f.:'._s:'..d..�.sgist.er; ;
.. , . " 
p::;in::::'. { "\n?ie:.ci � .eg.:'._s-::.er reati bac,'; a2 "l
prin:j (da'.::a);




data = inp(con:rolRegister) 
printj ( "\nConuol Reg.ist.er = ") 
printj (data); 
printj l "\n\n") 
break; 
/ I Re,ad status register 
case '5' 
da;:a = inp(sta:.,usRegister) 
pr::.r::: ( "\nStat-us Reg.:'._stE:r = ,- ) ; 
p:::i:,:  (data); 





_; ! F..ead field :r-egis'.::er 
case '6·: 
data "' inp(:f.iEc:d.'<.egi.s::e!:"); 
pr.::.:1tj ( "\nFii;,ld ?.egis::er =: ") 
prir.tj (data); 
pr-intj ( "\:1\n") 
break; 










,�·:::."'e (c:".oice != 'q'); 
Tests thco f:.;..,cc.ional.::.:::,, o:' :::le fr.:ree =-!'.:el·:1al Y.ilinx regist:ers by writing 
a seq-.:er:ce o::: da::a i:1to l:'Oc:: regis<::.er 
void registerEruca::.:.ze'. 
u:-:sig::ed :_::,,:: l; 
.::.st j; 
in'.:: passeC = C-; 
printj { "\1"��,.-c:.:"�-:ing Regis::e::.· 3:!:"-..:.tal:.ze 
=or (i = C; i < 256; .:.-�) 




-:\. - ' 
if (inp (cont?:'olRegis::er) ! = i) 
prin::j (" \nTest FaileC on Cor:tro:. at •· J;
prim:j ( (",l..":.SignF; char) i); 
prin::j {" \n") 
passed = O; 
break; 
else { 
passed = l; 
if {inp(scatusRegisterl != j) 
printj ( "\nTest Failed on Control at j = ") 
printj((unsigned cI'-ar) j); 
printj ("\n"}; 
passed = 0; 
break; 
else [ 
passed "" 1; 
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if (passed�� 1) 
pr.:'..:ntj ("passed! \r.:\r.:") 
I/ Xilinx utiti1-es menu 
void xilinxl1enu () { 
printj ("\!"'.ECE:.>-11 Image- Ca:rd Debugger - Zilir.:X Me-Yiu\n\n") 
prim:.j ("l. Co::1t.rol Register \kite\n"); 
pri:n::.j ("2. 
printj ( "3. 
prim.j { "4. 
printj { "5. 
p:r-i:-.xj i "6. 
prir:.tj I "7. 
pYiT.;:j ( "q. 
Status Registe:r- \·Jrite\n"); 
?ield Registe:i: 'i'�rite\n"); 
Control Register Read\n"); 
Status Register Read\n"l; 
Field Regis::er F.ead\n"); 
F.egiste:r- :S:n.:ta2.iz€·>,r:"); 
Re'::.urn to I,Ja.:,. ;,:e:1u\n\cl'' 
C.7 Brooktree Control and Diagnostics
brooktree. cp;; 
T:}is E::.e pro--.·ides :�ct.ior:s tha::. ir:itia:'..ize, cest:, arid cor.trol the BT812 
#i:1c::.·. lde <s::.ci:..o.!"',> 
#i:;.c}:..1de <cor.io.t> 
?'i:---.cl'..lde "po:r::.s .!'." 
¥ ir:c:2. '. :de "co:r.rr:o:::.. !"". ''
;;.i::.c:.:c;O.e "outp·.;::.!:''
?unct.::..o:n p:r-otot:,.,pes 
\•oid initE:::-ook.::reE:- ( l; 
·,:o.::.a brod-:.tree:·:e:-:u ( l ;
\'oic'i b:rook":::rec:3:::-·.;t.alize ( J
i .' G::.oba:'.. va-::-3-ab-:Ces 
u.-:signeC c:t:a:r- b:::".::..gh:::r::ess "' 
ll!".signed char J--:.Je = 0; 
ur:.si.gned char contrast = O; 
/1 Brooktree use!" interface 
void brooktreeTop () 
char choice = O; 
unsigned char data; 
; / Display B:rooktree menu 
brooktree?:·'.en'..1 ( ) 
do { 
/ i P.:::-orr;pt. user a.."1d '::ai::; for input 
printj ( "B:·> "); 
choice = get.ch ( i 
prir:t:.j (choice); 
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prictj("\nEntet Brnokcree Register adcitess, ") 




I I \'Jrite data in::o the cOntrol regis::er 
case '2': 
printj (" \nEr:.ter Erook::.ree Co;1'Crol Data: '') 
scanf ( "%x", &data); 
printj ( '' \n\n"); 
o:..:tp (btCor:tro2.?:egiste::::-, data;; 
b::::-eaK; 
'1 Read da::a £:::-c:s:. --::Ce cont=o: . n"gister 
case 
da::a inp (btCor::tro2.Re;is::er J ; 
p:::-i,,.::: (" \r.3trock:ree Co::::::rc:. :'<.eg.::.s:.er "); 
pr::..n:.j (data!; 




:e.s:: £·..1ncti0::-.::.:-::;:- -:J:'. thE' Z':",::.c:::-c-::;:-:::-,.xessor ir:ter.:ace 
case '5': 




c::::-sc:- \) ; 
b:::-eak; 
:)isplay Sroo}::::::-ee inte:'."£ace menc: 
case '.!T,' ; 
b:cooktretl..'.eY::..:. ', _, ; 
break; 
while (choice != 'q'); 
/! Initializes BT812 
void ini tBrookt:::-ee {) 
printj (" \nlni.dalizing 3t812 ... ") 
outp{btAddressRegister, Ox??); 
outp {btCon':!"olRegist.e:c, Ox:)C l ; 
outp(btAdd!"essReqis::e::-:, '::SxGS); 
oc.1':p (btCorn:::rolRegister. 2,x?:· i ; 
cutp(btCon::rol�egist:er, :Jx52); 
outp{btCon-.:rolP.egister, C:x'.,Ci; 





ou:p (btCont:::olRegiste:::, 0>:2Q) ; 




outp (btCo:1trolRegister, GxC'C) 
outp (btControlRegister, Gx02) 
outp(btCor.trolRegiste:::, Dxl6J 
outp (btControlRegister, GxOO J 
outp(btCon'.:::!:"olRegiste::c, 'Jx2C); 
outp (btCor.t:::olRegister, Ox::2) ; 
m.H:p (btControlRegister, Cx'.:_l) ;
ol.:::p (b:ControlRegiscer. Ox53) ;





O'-.i'CP (b::Co:'.!trolRegister, ·::x2 C.;
p:::i::-,:::; ( ":J . .:,ne '. \n \r." J ;
,, I Eue 




! , P(Subcarrier Frequency)
vo.:..O b:rookt.cEe3n1tal.:'..ze () 
�ns.:'..gc,ed cha:::: _, 
unsig:i.eO char da::a; 
u:::.signeO char fai::..'-.::::e = :: ; 
o·..:,::p (i:·::.;O.d:::essRegis-:.er, :x:. '?)
£0:,;: (i = :C; i <= 4; i+.:.)
m:::p (bt:Co::::rol?:eg.:'..ster, :. ) ; 
Coc::-;::.i_;,g Tes::: - F.ea6 
o....:':::p !:0:.ACd:::ess?.eg.:'..ste;_-, :x:9) ; 
for {.:'.. = :..; i <= 4; ::.__,_-) 
data = i::p (b::Co:::::::::o:.?,eg.:'..ste::::) 
;_:;: (data != i)' { 
failure = :C; 
Consta'l.t Pa,:terns Tes': - 11:::ite OxCO 
O'..lt.p lbt:.:..ddressRegister. C.'xl9 l ; 
fo::: (i = 1; i <= 4; i�+J 
ou:.p(btCont:rolRegi.s:.e:c-, Ox00); 
// Co;istant Patterns Test - Read OxJO 
outp(btAddressRegister, Ox19); 
for (i = l; i <= 4; i++) 
data = inp(btCo;itrolRegiste:::); 
if (data != CxOO) 
fa.:'..lure = 1; 
AGC delay 
3urs::-de:..ay 
Sa,"f.p::..e-::::a: e co::1version 
V.:'..deo t..:'..:c,i.ng polar.:..t.y 
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I! Cons.::am: Patterns Test - \·irite 0x?r' 
outp (b::Address?.egiste:r, C:x:9) ; 
for (i = .1; i <:=: 4; i-.,.; 
01.c::p (b::Con::rolRegist.er, 8x:'T); 
I/ Consta."1t. Patterns Test - Read O:x?F 
outp(btAdd.:ressRegister, Dxl9;; 
for (i = l; i <= 4; i-,.+) ( 
data = inp(b::ControlRegis::er); 
.; f" '(data ! = OxFF) 
failure ·:= 1 i 
l 
! , Constant Patte::TJ.S Test - \1rite Ox55
outp (b::AdciressRegister, Cx:9) ;
for (i = l; i <= �; i+.\
out.p (b::ControlRegis::tcr, C)x55) 
Const.a.�:: Patter�s �es:: - Reaci �x55 
Ot.:::p(btAddressSegis,;:ey, 8x2-9}; 
for Ii = l; i <= 4; i-,.+) 
data = inp{btContro:.?.egist.e:r)i 
if (dat_a ! = Ox55) 
Co:1s::a.:.t Pa-:::te::::-.::is Tes:: - ;·:rice :;x.:._::._ 
o:..,,tp (b::_;aa::::-essRegi,ote:::, :x:9) : 
for ri = :; i <= ,1 i--) 
outp(b:::Com::ro:.Reg:s::er, :·x.::-_z._) 
l 
oui:p \bt.:..dC.ressRegis::.e:r, :,x:9 J ; 
for (i = J.; _ <'= 4; i,.-) 
dac:.a = i:r,p (btContro::.�.egister) 
if (data != JX.:.A) 
::ai lt:re =:- ::_ ; 
i::' (failure """' OJ { 
print] ( "passed! \n \r.··) ; 
ini;:.3rookt:.ree () 
else 
prim:.j ( "Failed! \:r.\n ·) 
Ji Displays Brooktree subsyst:.ein mercu 
void brooktreeHenu () 
print ("\nECE311 Image Card DeD·..:.gger - Brookt:ree l>!en'..:.\n\n"); 
print ( "�. .t..ddress Register \·Jri::.e\r::·· i; 
print ("2. Con:.ro:!. Regis:.er l'i-::-i:.e\!:"l; 




printj ( "q. 
Brook':.ree :, ..:. cia:.izt·,n") ; 
3rcokt:ree E:c . .:t.ali.ze\r."); 
Ret.:.::::n to v.a.::.:-, 1·1e..F1u \:-::. \n") ; 
C.8 VRAM Access and Diagnostics
/ I vrarr .. cpp 
f: These fu.vict'.:.or.s test t.P.e ::ur.ct.iona2.ity o: the \TRAM contro::.ler and 







r:,· • " . •  -"'-ona_ v2.r :.a;::,�es 
,.;.:-isigned :;..on;;; accesses; 
u.'l.s:.gned :'..ong ::'ai.:.s; 
ur.signed in:: verbose = 'J; 
\�::...:_.� user .1.r:;::e:c:Eace 
?o::.d v:ca"":': op(,l 
char choice = C; 
clnsigned c.:12.!" data; 
,..:nsig::;ed i.r:c: o:!:fse::; 
.'..n::.. co:.:·; 
., ...,.,... :co•:·::.; 
Disp2.ay v:carn menu 
vrarrJ.1enu ( ! ; 
do 
/ / Prorr,pt user and v,a:i. t. ::or inp:.:t 
print:j ( "V!,1> ") ; 
choice = ge':.ch(l; 
prir.tj (choice) ; 
printj ("\n"); 
// Process :cequest. 
switch (choice) { 
/ / h'rite data to VRA.!.>; in currens: field 
case 'l': 
prin:.j (" \nE:'.':er a 16-bi t �e."nory adfu-ess: 
scanf("%x", &o:fset); 




me."l",O::::-y[oifse::.] ::= data; 
break; 
I/ Read data from c·c:rrern:. field 
case '2'; 
print) (" \nEnter a 16-bir. meraory address: "l; 
scanf{"b:", &offset.); 
print.£ ( '' \P.H[%x] " %x\n\;1.", of'.:set, rne.":\ory [ offset J l 
break; 
Fill a use::: selected bloc}: ,,;it:'. user s·Jpplied data 
case '3': 
p:rintj("\:;.S:-.::.e::: fill coordi:-1ates {rD, cO, rl, cl) 
and fiE data:\n''); 
scanf("%x %x %x 'tx %x'', &rowC', &co:c, &rowl, &coll, &data); 
p:rintj ( "\n\n '') ; 
writeSlock(:ru,·.<), co2.0, rm,;.:_, co2.1. data); 
break; 
/ �isplay a user se1eci:eC b:'cod, of v:,_r..:.,: co:::-e,,ts 
case ·4_•: 
p::::.::,::.j ( "\nEnte b:.ock display coordinates (rS, cO, rl. cl): \n") 
sca.-.::("%x %x %x %x", &:::o'.•:C, &colC, &rowl, &coll); 
print:; { "\n\r.''); 
reac'E:'..06::(ru.·.,S. co:.:;, ro.,::-0., col:;_); 
orear:; 
1 ' Cha:-::ge \,'FJ,l,: i:-:.eld 
case '5': 
prin::j ("\nEr:::.er a !:ield by::.e; "); 
scanf("%x", &d.s.::a); 
o:.J::p(::ie:.d...>s.egister, da::.a); 
da::a = inp('.:ielci..'S.egis::er); 





da::a = inp(fie::.C...'legiste:::); 
pri:::::j (data); 
printj (" \n\r..") 
break; 
I I Tes-<: VRAH con::roller flL"lctionality 
case '7': 
' ' ' '  
vra'lillrutalizei); 
break; 
Toggle whethe:!:: or not br';J.::alize lists each error or give summary 
case '8': 
if (verbose == 0) 
verbose = 1 ;, 
printj { "\nVerbose Oi..:t:.put On\n\n"); 
else { 
verbose ._; 











•,,hile (choice !::: 'q') 
/ I Part of VRAE b:c-c:.talize - fills vrair, contents with counting pattern 
void coun.:ingTest (U."lsigned irct color) 
unsigneCT cI'..ar O'.lL.dai::a; 
'.\r:iSl.gr.e� 
'..::-.signed 
ur.sigr.eC. ::o::-r;; cou:,ting?a:'..::.s C; 
pri::tj (" Col"l<:,i:--;.g Test ,, ) ; 
S'.,;i :c:1 i co:or) 
case C: pri::tj ( "Gree:: 
case l: prir::tj ·( "Red 
cast .c: prir:::.j ( "Blue 
de£a·..1l:.: pri::tj ( ""Fusc'.:_a 
"); brea:t;; 
"\ breai,:; 
:'or (:'ield = 0; ::'ie�d < s.; :ield--:, 
prir:::j (:'.:ield}; 
; break; 
oc::.p (:'.:ie::.d.;:zegistcor, 'e color + field; 
01..:::data = OxJC; 
fo:::: (i = OxJOOO; < JxrF:'"F; i""--) 
rne.·no:ry [ i; = out.da:.a; 
outda::a--; 
for (i = GxCD00; i < S·x?FFF; i.;.""') 
accesses"""-; 
if (memo::::;{iJ !"' i % 256) 
i£ (ver-bose cc= 1) 






if ( counting:"ails "':c G l 
printj (" Passed! '-n") i 
else { 
p:?:'ir:tj Failed! ·,;1.") 
%x -- EXP %x 
memory ti]); 
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-- GOT %x\n", 
i,1 Part: of VS}l...!-\ brutal:ize - fills VN-1( v:::.t:h foc:r co:-;tant patterns (5,A,F,0) 
void consta:-it:Pat:t:erns'I'tst 1:.1::1.signed int color) 
u:-::si gned ir:.t i; 
ur.signed int field; 
unsigned long constantFai!s "' O; 
printj (" Co:r.stant Patt:erns 
switch{color) 
case O: pri:-itj ( '"Greer: 
case 1: printj ("Red 
case 2: printj ( "BL1e 
default: p:intj ("Fuscia 
) ; 




for (fie2.d = O; field< 4; field7�) 
prb-:::j (fie2.d); 
ou:.p(fie2.dRegister, ,;. ? co:or - f.:.eJ.d); 
for il "" OxCOGO; i < :xFE"F?'; i--,-; 
accesses +:,: .:; ; 
r:-,e:rcor_;[i; "' Cx55; 
i:: (:ne:nory[i) '.= Dx55) 
i:: (verbose == :1 
primf("?I...D %x -- P.DR �;,: -- EQ Cx55 -- GOT %x·n", 
field, .:., mer.,ory[i]); 
fails+-,.; 
co:::s:antFail,>-; 
:mel"c'.or.,, [ i J = ox.;.__� .. : 
' - (!niS.'T,Or'j [ i] ! = 0,x .. �.J..) 
(verbose ,::: 2.) 
pr-i,,t:.f ( "F:C.:2 %:,.; -- ADR b: -- EX? ox;..,;,. C-OT %x\n", 
., i " -�-E.--0, 
:"ails-,.+; 
co�sLantFails--; 
if. (rr.e;::or-y Ii; ! = Ox:r; 
i -"' (verbose == .. 1 
) 




me.rnory[i] = Ox:JO; 
if (memocy[i] !ccc O:xOC) { 
if (verbose e::: 1) 
E..XP GxF? -- C-OT %x\n", 
print:.f ( "F.SD %x -- ADR %x -- EXP OxOO -- GOT %x\n", 
fielQ, �, mB�oryiiJJ; 
fails++; 
constantFails�+; 
-i -F (constan::?ails """' G)




printj Fai :.ea ' \r. ,_ 
/ / \?PJ::.J:1 bnn:alize test: - ca:.:.s r:he cm.:n::.ing a1 d cons'.:.ant patterns tests 
void vrarr.Br:.:t:al.:ze () 
float percentFailure; 
fails = O; 
accesses = G; 
printj (" \n'I'esting VR.;I-;\n\n") 





prir.tj (" \r.\�\u.'<'.ber of i:ai:.s = ");
print:'. (foils)
p.::intj ( · -_,.::·.:..'":'ber of ac,::esses : '' J
printj (accsssesl;
prir.tj ( "'.r.?ercer,: S1..1ccess "); 
FIEL::J 
pe::::ce:o:tFa.::ure = 1CC. 0 T : ::'loac.) (a_ccesses - fails) 
printj 1perce:1tFail'..:re) 
prir.tj("\n\n"'); 
\""R..r..:,,: subsysi:er: rnem:. 
vcid ,·rar�,:eff_.; \) 
STATUS\n"); 
( float) accesses; 
pri:-:::.:; (" \:::::C:::3 :.: 3:r.-;age Cal-C :>:Dugger - \'?.;..:,; l1en-:.;\:r: \r:" l 
printj (":. 
I " �-" 
pr:.r,cJ("3. 
print::. ("4. 
px-i:::tj ( '' 5. 
p:c::..ntj ( "E.
:s::.ock Ee.ad,:::"; ; 
Fie:.d Reg::..stE=x- 1·:rit:e\r..'') 
F.:.eld Reg.is::er F.Ead\::1" J 
prir.::j ( "7. :-:emory Eruta::.ize\n"); 
if (verbose O) 
printj ("2. 'Togg:.e '·..'Erbose Outp'.J.:: - O?F\n": 
else 
printj ( '' 8. Toggle Verbose Output - ON\n '') ; 
printj ( "q. Return to _r:..:ain 1'1enu\n\n"); 
C.9 Image Capture Subsystem
I I capture. cpp 







voici. capturet,;,:nc.1 () ; 
U..'"lSl�ed char cap'.::ureStatusBars = 0 · 
unsigned char captureVideo = D; 
I I Capt'c1re subsystem user interface 
void captureTop () { 
char choice = Oi 
unsig:ned char data; 
i / Display capture menu 
cap::.ureMe:-m () 
do 
.1 / ?ro:np:: i.:ser and wai:; ::or i'-p·c.:,:. 
print:' ( "CI·�> ") ; 
choice = getch(); 
pri:::.j (choice); 
prin<::.j\"\n"); 
_; / Process request 
s·,:itc:", (choice) 
:' Capt·:..re color bay test patte!T: rrorn Erook':.ree device 
case '1': 
outp(btAddressEegister, OxS4); 
m.:i::p (b::.Contro2.Regis:.er, Ox,;,:,) ; 
O',jtp (btAddressF.egister, Qx07) ; 
data = ir.p{btCo:-,;:::rolRegisterl; 
, - ( ldata & Ox'.CJ == 0) { 
o'..ltp (:Ot.'".dd:::ess;.egister, Cx:·') ; 
outp (btCor:'.::rolR.egister. Dx40) ; 
printj ( "\nCor.tinuous: Cap:::.ure lfocie Or, \r.\r.") ; 
captureStat':.ls3ars = l; 
capture\lideo = 0; 
E:i.se 
o._.t.p (b;:.;;._QdressRegis.ter, C:xQ '7 ) ; 
ou::.p (btCo::c:rc,lRegis::er, C>x-:}O) ; 
pr.'.:.ntj ( "\nCc::t.inuo'J.s Capt'..lre Hode O:f:f\n\:n") 
captureStat:usBars = O; 
break; 
/! Capture video iffiage fro� Brook.tree device 
case '2': 
outp (btAddressRegister, ox:� l ; 
outp(bt.ControlRegister, OxOC); 
outp(btAddressRegist.er, OxC7); 
dat.a = inp(btControlRegister); 
if ((data & CxlOl == 0) { 
outp(btAddressRegister, Ox07); 
outp (btCont.rolRegister, Ox4'0); 
pri:ntj ( "\nContinuoi.:..s Capt:':.lre t-lode On\:'!.\n") 
captureSta'.:::;.s3ars = C; 
capture-Video = 1; 
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else 
o:.itp (btAddress?.egiste.r, OxJ7) ; 
outp (btCO:Jt.TDlRegist.e:r' CxJG) ; 
p:rintj (" \:1Contir::'..1ous Cap::-.;re !·{ode Of::' \D\n") 
cap::ureVideo = O; 
b:-eak; 
I' Display cap:.u"!"ed image 
case '3': 




out.p (btAddressRegister, OxO-E J 
data = inp{btCon:.rolRegister) 
if (data != Ox2V) { 
data -= 2; 
outp {btAddress:S:egister, CxC:�·) 
O'..!::p (bt.Co:-::;:xo2-RegisteY, data) 





case 'j ' : 
out.p {btAd::'l.ress:S:egister, Jx:.? I 
data = inp (btControlRegis;:er) 
i::' (da:.a != C:;.:C:1 
data -;cc 2; 
o'.:.tp (br:.::..O.Q!:essF.e;,::..s:.er, ·�x:9) 
o,.::::p (b:".Cor.trol?.egist.E,:r, Ca::a) 







data = inp(btCo�t:rolRegister); 
if (data != OxCtG) { 
data �= L; 
outp(b::AddressRegister, 8xCA); 
outp (btCo!1t:rol?.egist.er, da'C.a) ; 




I, Dec:rease h:..1e 
case '2.' : 
ou:::p (btAdd:ress?.egiste:r, Ox23) ; 
data = inp(btCo::.trolRegiste:r); 
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; � (da'.:a Ox::-::: l 
O.a::a -= 2; 
o'.l::p 1 ;'.Jt:hcidrcossF.eg:'..ster, 
oc:::p (b::Corctro"-Regis:::er, 




II Increase brigh'.:ness 
case 'y': 
- .r-p\ . ..)), __ ' I 
dat.a); 
outp (btJ::.ddress�.egister, Ox02) 
data = inp(btContro:Register) 
if (data != .Jx7El \ 
da':.a -,-= 2; 
outp (b::AO.dressRegi.ste!:', Ox08) ; 
01.. tp (b::Co:-,t:rcl?eg::.s::er, da::a} ; 
pr:.:-:c.j ( ,. \nBrig:'.'.::-:ess = 
pd:-.'.:.j !data) 




da::a = inp(C:-.Ccnt:ro:Regis'.:er); 
'"' (da1:a :: Cx::E:: 
do.ta -"-= 2; 
O'.;t.p(bt.t-.ddress?..eg::.s::er, Dx29); 
o:.:::p{bt.Co:-::-..!:"c.:.Reg:.stez-, do::o); 




:r .crease sa::·..::ra:::..o::i 
COSE 
r,_, - - \ --'· .. -., 
dot.a = inp (b::Co:-:::rolReg::.s::c·.i 
if {data := ::x:C:E:j 
data "'"° 2; 
oc1t:p (bthddressRegister, Ox.GA); 
outp(btContro�Register, data); 
pric1tj ( "\nSac:...:ra::.ior:. =- "i ; 
pr:.rctj (data) 
prin::.j ( "\n"); 
break; 
i/ Increase hue 
case 'o': 
outp(btAddressRegister, Ox0B); 
data = inp(btCor:.'.:.YolRegister) 
if (dat.a != Dx7E) 
dac:a *= 2; 
m.::::.p (btAcidressRegister, Qx2i3); 
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p,:-ir::tj ( "\nHUe = ") ; 
pr.:.rn:j (dat.a) 
p.rintj ( '' \D") ; 
break; 




1.1 :Jisplay capture s'..:bsyste.'T, : ;er,•.i 
case 'rr.': 
cap':ureMenu ( l 
break; 
,,:l-,i-le (cho.:ce !"' 'q' 
void cai:;::ure:(e:r;-_ ( i 
printj I"\:-•. c..EC;':31:.. Irr:age Ca:::6 :>eb'..lgge;::: - Capture Menu\n\n") ; 
(cap:::.:reS:.a::usBars -- l)
Toggle Com::.:;.-.:o:..:s Cap::ure IColo:r :Sars) - o:,:\n'· 
e2.5e 
pr::.n::.:: \":. Toggle Cc;.:-:::i:::-:.:oc:s Cap::.:re (Co:.o:r Ears) - DF?·,n"l




prin:.j ( "3. 
p:::i:::tj ( ''I'.. 
pr::.r.tj ( ":, 
p.rimj ( ' i-:. 
printj{'l. 
:i:;.rin: j ( "y. 
printj ( "u. 
prirn:.j ( "i. 
:}ispJ.ay t:le cap': :.:red .:.re.age .n ., )
Decrease Br.::.g::::::iesE\:-: .. ); 
:)ec:::ease Co:-::.:-as:: \n .. ; ; 
Dec::::ease Sa::·.:rat.ior.\n") 
:iec:r-ease !-L.:e' c1"); 
Increase Erigf:::ness \n" l 
Increase Cont:ras::\r."); 
Increase Satu.ration\n"); 
printj ( "o. Increase H.:e\r::"); 




/ / ':'he follrn,,ing fu..'lctions ca::.ci..;.le.t:e the navigation profile fer the image 











void processHenu () ; 
void findNaviga,:ionProfile () 
int np[16]; 
void p:rocessTop() 
char choice � 0; 
process'.i�enu () ; 
do 
JI Prompt user a"1d v;aic:: for input 
printj ( "P:{ "); 
choice � getch(); 
prir.tj ( c!"'.oice) 
pr.in::: {"\n"); 
swicch {c:'"loice) 
., ' .:J .. lu.-; -..:se:::- to rna:-::.;.a::.ly process a:-. i:nage ,d::!-10ut moving the Lab:Tla.te 
case ·'': 
f i!1d.!>J.ccviga t :'.. o:::?!·o: i le ( ) ; 
break; 
\.<:hi:.e (c:-".o:ce !=' 'q'J; 
:r:rnage p:!:"ocessing subsys::e:.'. r.-,en'..l 
void process:•'.e:1c: { \ 
print:; ( "\r:ECE:311 Image Card :Uebugger - ::;:;;,age Processing Mer.u\n \n") ; 
prin:.j ( '' 1. 
prir:t�, ( '' c;:. 
Find Naviga::ion Pro::ile'.r:"); 
?.et'..1r:1 to Ee.in �e:--n\n\n''); 
Fetches a pixe::. a:: (ro·,: 1 c:<'..) .f:ro::s. \'?;..!,'. 
L risig:::ed c:la:::- ge-:.?ixel (i::1:: ro·,:, ir::t co:i 
unsig:1ed int. address; 
row = row + 128; 
col= coi + 128; 
address cc 512 * row + col; 
retu!:""!1 rne.'"Cory[address}; 
// \.'.':rites data t-o a pixel a:. (:::ow, col) 
void pu::Pixe2. (ir:t row, in:: co:., t1.'1sig:1ed ch2,.r dat.5) 
unsigned int address; 
address = s:2 * ro·,,: + co:; 
memor.:{[adC.ressJ = dat.a; 
/: Calculp:tes na\0iga::ior; p!:"o::'ile by using ::wo disc!:"ete convolu:.ions 





for (im = O; 1 < lE; i--) 
np[i] = 8; 
I I Calcula;::e convolui:.io:r. results one ::-i.a·;el a::. a tirne 
fo:r (ini:. y = 7; y >= O; y--) 
for (int x = O; x < 16; x++) 
if (np(x] == 8) 
obstacles = 0; 
for (i:1t row = l6 � y; r:o:,· < 16 � (y .,- l); ro,;1++) 
for (int col= 16 � x; col < 16 � (x + l); col++) { 
/! Calc�late x cornpor.ent of gradient 
dx = ge::Pixei (row - ::.. .- col - l) - getPixel {:caw 
+ .:  ,. (get?ixel(:::-o·N. col - ll - gei::Pixel{ra;,:,
1, col +l) 
cal + l)) 
+ ge:.?ixel(rc;\·.' + l. col - 1) - ge::Pixe:(ro·.,.., + 1, col + 1);
// Calc;;la:,e y compo::1e::.t of g:::-adient 
dy ge:,?ixel(rO'.,... - l, col - 1) - getPixel(row + l, col 1) 
+ 2 '" (get:Pixel(:::-ovc - l, col) - getPixeJ. (row + 1, col))
- get:?ixel(row - l, col .,. 1) - getPixel(.:::ow + 1, col + 1);
App.::-oximate magnit'..lde
rrag = abs (dx) + abs (dy): 
I! :Jete�,i::.e ii: cur.:::E..'1L pixel is ar. edge point. 
i= (rr.a9 > l40) 
obsc:acles..- ; 
DeterminE .:s a;, obss:. 
.:.:: (obstacles > e;;i 
np(x] o:c 7 - y; 
pr�r:t:; [". "}; 
C.11 LabMate Manual and Automatic Navigation Subsystem
Ii na·vigate.cpp 
i; Thess functior:.s allow the user either to manually control the LabMate or 











I/ Sets velocity an.a accele:::-at:'..on o:': the :...abZat.e 
void initial:'..ze:ah."nate() 
prbt.j ( "Se-c.ti.:-lg Veloci::y\n"); 
setVe2.ocity(:J..GO, 100); 
printj {"Setting Accele:ra�ion\r:'") ; 
setAcceleration(lOO, J..OC); 
printj ( "R.ead".,r to navigate\n"); 
/.' Ma:-iual nav:gat.:.on user inte.::-face 




pr.::..r.t::: ("; "); 
cto.::..ce � get.ch(); 
, Exec.:::e reqt:est. 
s·,,i ::c:1. tc:Coice) { 
case ' :: 
pr:.:-.tj f "Er:t.e.c fo::--.,a::C a::.s::.ance: 
scar.£ ( "%10.", &2); 
poi:-.:::-·o?oi.rn::.Go ( 2 j 
break; 
.I :-10·,0e Dack 
case 'b': 









/ I Ttu:1: rigti:: 
case 'r': 
printj ( "Enter rigt:t. degrees: •' J; 
scar.£ ( "%ld'', &s) 
relat:=.veTu.::-n(-s, 0); 
break; 
while (choice !c=c 'q') 
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// Automatic navigatio:a controller 




., I Set up Video Output 
outp{btAddressRegister, Ox".l.i:.); 
o·..1tp (btControlRegister, Clx8C) ;
printj ( "Beginning auto-naviga,;:ion seq.ience\nit.m for your life! ! ! \n\n'') ; 
cio 
status = inp (LSRG) ; 
J, ':°".!Y!i Capt:ure On 
o:.H::.p ;b::.Address:Regis::Eer, c:x:·'7); 
ouc.p (bc.Con".:.rolRegister, Ox4C); 
'::ai:-. £or steady ::.rr,age 
sleecp(:!.J; 
,-· / :'u�':-: Capn:.re Q-F..C 
outp{OtAdci:::-essF.egis<:er, Dx07) 
outp (btControlRegister, OxOC:) 
/! ?�ccess Captured :rr.age 
:Eir.d::�avigationPro:Ei::e (); 
print: ("\n\n"); 
for ii =. O; i < 1£; i-,--) 
print:! 1 (char){:--:;:'..:'..] ..- 'i8l) 
pri:::e-j ( .:: .,., '' 
J.sm::y::e Ka,;�gatio:: Profile ::r.::o�,natio-:-i.
2'.·:_:_:-..c::. (d:..:::ec::::io:: ()) 
cass s�F_:..:G:ci�: 
p:c:.:::-..::' ( "Straig:"".::\:;\n"); 
po:..r;.::::ToPoi::1::Go i ::.C:O) 
break; 
case RlGh'T: 













v:hile ( (status & {u.."1s::.r;pe0. c!"lar) GxO:.) 0\ 
inp(F.i3�0); 
C.12 Directional Analysis Functions
/! direct.cpp 
I I ':Phese fu..'1cticns precess the navigation profiles ge:1erated above and 






perimeter'.:O.£J "" 2' <' ·L 5. 6, .., 7
9' 8, 7, 6, 5, 4 3, 2, 
Q 3 
{ c' [' 3' ,, 5, 6, 5, ,;_, 
l / .:..2.:owcc ·-.:.ser to ;;-;06.i £y r:a-.·igatior: ·,:sig:'.::.s.
void moCLJir't,'t:.s {) 
c!":ar choice C; 
int data: 
l�a�:igat.'.:.0:1 Vieig:"::-. :ns;:y..:. 




:-:o6i::'y Pe:!:imeter\r:" '.; 
::-10C.i£y Right :-·urn \•.'eig:-;c .r.' 
Ncdify Le:':. ':',.r:r:: \c!e'.:.g!"'.:. ,,:'· 
print:'.[".'. Modify S:.op \·;"sig:lt\:r."J; 
p:in'::j ( "q. Return to Mair. He,,:.i\n\r:,'"); 
do 
f: ?rorcp:: use!' ar.d \•:a:-t for :i.r::puc: 
pri:-:tj ( '':::;i�·:l''.> "); 
choice = gee.ch ( l 
printj(choice) 
prim:j (" \n"); 
switch (choice) 
// Change perimeter 
case '1': 
£or (i = D; i < 16; i+•) 
print£ { "Peri::ieter [%d] -= %d 
scanf("%d", &perimeter:::.;); 
break; 
/, Cha!:ge right weig1:t 
case '2': 














:i.., perimeter [ i] ) 




tf Change left_ weight 
case '3'; 
for (i = 0; i < 16; i++) 
printf("Left Weight[%d] = %d -- Char,ge to: 
scanf{"%d", &lef:.11:t[i]); 
b::'."eak; 
i I Change stop ·,,;eig:lt 
case '4': 
for (i = O; i < 16; i+-l 
printf ("Stop Weight f%d] 
scanf{''%d", &stopt-;t(i]) 
pri:-:.::j("\:-."); 
':.'l:ile {c:mic,; != 'q'); 
%d -- Char,ge- to: 
/ '- Calc;;:a:.es di:::ection fr:::i::', :-;a•/igatio:-: p:co::i::e 
int directi.on () 
int rigI'..t. = 0; 
int left = Ci; 
.i:;.t stop 0; 
s·.1btrac::. c1avigatio!", p:co:ile fro:-r. perimeter 
foy (int i = C; i < :S; .:.- ) 
i:; (pe:c:'..:-nec:er[il >= ::.p'.Ll { 
right = right + (peri::,eter;i: - :-.p:i;) "" rightKtii}; 
i; >= np\15- -·; 
i, leftwt[i]) 
1, stop,sTt[i]) 
lef.c. = left + (peri::-.e::.er: ::_5 - ::p[15 - i:) * lefr·,;t[lS- - i]
ii: (perime':er[i] >::: :-::;:<i'.) 
s:.op stop 
II S':.op is most urgent key 
if (stop >= right && stop >= left) 
I/ Need to turr: 
if (stop > 20) { 
II Indicate tI'.at. a right turn is needed 
if (right >"' lei::.) { 
return RIGHT; 




f / Vo:,'::. :c£ed to tu:c-::-: 
else ( 
re:·.::rn STMlGHT; 
.1 :\ight is most urgen:: key
go straigh::. 
e:se i:.: (rigl-.::: >= stop && right >=: left) 
/ I ::Cnd::.cate that a r::.ght turn is ;;'eeded 








::Cndicate tha::. a �e:: turn is needed 




void gra;;::ics:C.:;::iO.e \c:.nsig:.ed 
u:::sig:,.ed char) ; 
voiQ :readE:ock ( i�t, .1::-:::., in-:, i;,.::.) ; 





cL.'1S igned char cominpc1 t.l \ ) 
void comOutputl (unsigned cha::: data); 
void initCornPort2(); 
unsigned char corr.Input2 {); 
void com0.:tput2 (·.msig:;,eC. cha::: da::.a); 
COl·1: Register .;ddresses 
















in;: prin::: (c:iar �1; 
void pri::1-c.::;. (chca.r); 
void prir:;:j (u::.sig::ed char) 
yciC prir..::j (1,;.nsig::ed in:.); 
YOJ.ci p:::-::.nr.j (u:::sigr.ed :o::gJ 




"Jo.:..C relati0;eT'".l1.·n(long h, .Long r); 
void poir,t'IoPoint:Go (long s l ; 
vo.::.d setVelocity(long v, lor.g t)
voia sethcce:eration(long a, long t); 
1.' proc.h 
void :'.:indNavigatio'1Profile ( l ; 




voiC automa;:icTop () 
/; direc.h 
int direction () 
canst int R:GR':' = 0; 
const int LEFT = 1; 
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co:1st int STRAIGHT = 2; 
extern i:1t perimeterllf] 
extern int rigt::,.'t [16); 
exte:rn int le:':tv:i::.[16} 
extern int sr.op'l..'t(16J 
void modDirt·.Jt.s () ; 
Ii menus.h 
void mainTop () 
void graphics Top () 
void xilimeop(); 
void broo�tree?op() 
void vra"nTop () ; 
void captureTop() 
vo:.a processTop () 
vo:..d :r,a.'1ual7-op () ; 
vvici autorr.atic?op() 
ports .h 
ex':ern =sig:,ed controlRegisr.er: 
exter:1 unsigned statusRegis:.er; 
ex:.err. uns:..gnea field�egister; 
ex::ecrn unsigr.ed vra'1ll:-lask.�ecgister; 
e>::.e:-:-n ur:signed bt.?!.ddressEegis::er; 
extern u:isigr:ed btControlRegister; 
extern vo:.ati.:.E U.'1signed cha:-:- ::'ar *!r,e:".'.ory; 
ext.err. vo:a::ile :.::-:signed c::-:a:-:- :.':ar "disp2.ay; 
exter:1 unsig:,ed i:-:t bari:-1:; 
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